74VCXH162373 Low Voltage 16-Bit Transparent Latch with Bushold and 26: Series Resistors in Outputs
January 2000
Revised June 2005
74VCXH162373
Low Voltage 16-Bit Transparent Latch with Bushold
and 26: Series Resistors in Outputs
General Description
The VCXH162373 contains sixteen non-inverting latches
with 3-STATE outputs and is intended for bus oriented
applications. The device is byte controlled. The flip-flops
appear to be transparent to the data when the Latch enable
(LE) is HIGH. When LE is LOW, the data that meets the
setup time is latched. Data appears on the bus when the
Output Enable (OE) is LOW. When OE is HIGH, the out-
puts are in a high impedance state.
The VCXH162373 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The VCXH162373 is also designed with 26
:
series resis-
tors in the outputs. This design reduces line noise in appli-
cations such as memory address driver, clock drivers and
bus transceivers/transmitters.
The 74VCXH162373 is designed for low voltage (1.4V to
3.6V) V
CC
applications with output compatibility up to 3.6V.
The 74VCXH162373 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s
1.4V to 3.6V V
CC
supply operation
s
3.6V tolerant control inputs and outputs
s
Bushold on data inputs eliminates the need for external
pull-up/pull-down resistors
s
26
:
series resistors in outputs
s
t
PD
(I
n
to O
n
)
3.3 ns max for 3.0V to 3.6V V
CC
s
Static Drive (I
OH
/I
OL
)
r
12 mA @ 3.0V V
CC
s
Uses patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 300 mA
s
ESD performance:
Human body model
!
2000V
Machine model
!
200V
Ordering Code:
Ordering Number
74VCXH162373MTD
74VCXH162373MTX
(Note 1)
Package
Number
MTD48
MTD48
Package Description
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TUBES]
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TAPE and REEL]
Note 1:
Use this Order Number to receive devices in Tape and Reel.
Logic Symbol
Pin Descriptions
Pin Names
OE
n
LE
n
I
0
–I
15
O
0
–O
15
Description
Output Enable Input (Active LOW)
Latch Enable Input
Bushold Inputs
Outputs
© 2005 Fairchild Semiconductor Corporation
DS500227
www.fairchildsemi.com
74VCXH162373
Connection Diagram
Truth Tables
Inputs
LE
1
X
H
H
L
OE
1
H
L
L
L
Inputs
LE
2
X
H
H
L
H
L
X
Z
O
0
Outputs
I
0
–I
7
X
L
H
X
O
0
–O
7
Z
L
H
O
0
Outputs
I
8
–I
15
X
L
H
X
O
8
–O
15
Z
L
H
O
0
OE
2
H
L
L
L
HIGH Voltage Level
LOW Voltage Level
Immaterial (HIGH or LOW, control inputs may not float)
High Impedance
Previous O
0
before HIGH-to-LOW of Latch Enable
Functional Description
The 74VCXH162373 contains sixteen edge D-type latches
with 3-STATE outputs. The device is byte controlled with
each byte functioning identically, but independent of the
other. Control pins can be shorted together to obtain full
16-bit operation. The following description applies to each
byte. When the Latch Enable (LE
n
) input is HIGH, data on
the I
n
enters the latches. In this condition the latches are
transparent, i.e., a latch output will change state each time
its I input changes. When LE
n
is LOW, the latches store
information that was present on the I inputs a setup time
preceding the HIGH-to-LOW transition on LE
n
. The
3-STATE outputs are controlled by the Output Enable
(OE
n
) input. When OE
n
is LOW the standard outputs are in
the 2-state mode. When OE
n
is HIGH, the standard outputs
are in the high impedance mode but this does not interfere
with entering new data into the latches.
Logic Diagrams
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74VCXH162373
Absolute Maximum Ratings
(Note 2)
Supply Voltage (V
CC
)
DC Input Voltage (V
I
)
Output Voltage (V
O
)
Outputs 3-STATED
Outputs Active (Note 3)
DC Input Diode Current (I
IK
) V
I
0V
DC Output Diode Current (I
OK
)
V
O
0V
V
O
!
V
CC
DC Output Source/Sink Current
(I
OH
/I
OL
)
DC V
CC
or GND Current per
Supply Pin (I
CC
or GND)
Storage Temperature Range (T
STG
)
0.5V to
4.6V
0.5V to 4.6V
0.5V to
4.6V
0.5V to V
CC
0.5V
50 mA
50 mA
50 mA
r
50 mA
r
100 mA
65
q
C to
150
q
C
Recommended Operating
Conditions
(Note 4)
Power Supply
Operating
Input Voltage
Output Voltage (V
O
)
Output in Active States
Output in 3-STATE
Output Current in I
OH
/I
OL
V
CC
V
CC
V
CC
V
CC
3.0V to 3.6V
2.3V to 2.7V
1.65V to 2.3V
1.4V to 1.6V
0V to V
CC
0.0V to 3.6V
1.4V to 3.6V
0.3V to V
CC
Free Air Operating Temperature (T
A
)
Minimum Input Edge Rate (
'
t/
'
V)
V
IN
0.8V to 2.0V, V
CC
3.0V
r
12 mA
r
8 mA
r
3 mA
r
1 mA
40
q
C to
85
q
C
10 ns/V
Note 2:
The Absolute Maximum Ratings are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the Absolute Maximum Rat-
ings. The “Recommended Operating Conditions” table will define the condi-
tions for actual device operation.
Note 3:
I
O
Absolute Maximum Rating must be observed.
Note 4:
Floating or unused control inputs must be held HIGH or LOW.
DC Electrical Characteristics
Symbol
V
IH
Parameter
HIGH Level Input Voltage
Conditions
V
CC
(V)
2.7 - 3.6
2.3 - 2.7
1.65 - 2.3
1.4 - 1.6
V
IL
LOW Level Input Voltage
2.7 - 3.6
2.3 - 2.7
1.65 - 2.3
1.4 - 1.6
V
OH
HIGH Level Output Voltage
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
Min
2.0
1.6
0.65 x V
CC
0.65 x V
CC
0.8
0.7
0.35 x V
CC
0.35 x V
CC
V
CC
- 0.2
2.2
2.4
2.2
V
CC
- 0.2
2.0
1.8
1.7
V
CC
- 0.2
1.25
V
CC
- 0.2
1.05
V
V
V
Max
Units
100
P
A
6 mA
8 mA
12 mA
100
P
A
4 mA
6 mA
8 mA
100
P
A
3 mA
100
P
A
1 mA
2.7 - 3.6
2.7
3.0
3.0
2.7 - 3.6
2.3
2.3
2.3
1.65 - 2.3
1.65
1.4 - 1.6
1.4
3
www.fairchildsemi.com
74VCXH162373
DC Electrical Characteristics
Symbol
V
OL
Parameter
LOW Level Output Voltage
(Continued)
V
CC
(V)
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
100
P
A
6 mA
8 mA
12 mA
100
P
A
6 mA
8 mA
100
P
A
3 mA
100
P
A
1 mA
V
CC
or GND
0.8V
2.0V
0.7V
1.6V
0.57V
1.07V
2.7 - 3.6
2.7
3.0
3.0
2.3 - 2.7
2.3
2.3
1.65 - 2.3
1.65
1.4 - 1.6
1.4
1.4 - 3.6
1.4 - 3.6
3.0
3.0
2.3
2.3
1.65
1.65
3.6
3.6
2.7
2.7
1.95
1.95
1.4 - 3.6
0
1.4 - 3.6
1.4 - 3.6
2.7 - 3.6
75
0.2
0.4
0.55
0.8
0.2
0.4
0.6
0.2
0.3
0.2
0.35
V
Conditions
Min
Max
Units
I
I
I
I(HOLD)
Input Leakage Current
Bushold Input Minimum
Drive Hold Current
Control Pins
Data Pins
0
d
V
I
d
3.6V
V
I
V
IN
V
IN
V
IN
V
IN
V
IN
V
IN
r
5.0
r
5.0
75
45
P
A
P
A
45
25
P
A
25
450
I
I(OD)
Bushold Input Over-Drive
Current to Change State
(Note 5)
(Note 6)
(Note 5)
(Note 6)
(Note 5)
(Note 6)
450
300
300
200
P
A
200
r
10
10
20
I
OZ
I
OFF
I
CC
3-STATE Output Leakage
Power-OFF Leakage Current
Quiescent Supply Current
Increase in I
CC
per Input
0
d
V
O
d
3.6V
V
I
V
IH
or V
IL
0
d
(V
O
)
d
3.6V
V
I
V
CC
or GND
V
CC
d
(V
O
)
d
3.6V (Note 7)
V
IH
V
CC
0.6V
P
A
P
A
P
A
P
A
r
20
750
'
I
CC
Note 5:
An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 6:
An external driver must sink at least the specified current to switch from HIGH-to-LOW.
Note 7:
Outputs disabled or 3-STATE only.
www.fairchildsemi.com
4
74VCXH162373
AC Electrical Characteristics
(Note 8)
Symbol
t
PHL
t
PLH
Parameter
Propagation Delay
I
n
to O
n
C
L
t
PHL
t
PLH
Propagation Delay
LE to O
n
C
L
t
PZL
t
PZH
C
L
t
PLZ
t
PHZ
C
L
t
S
Setup Time
C
L
30 pF, R
L
30 pF, R
L
2k
:
500
:
Output Disable Time
C
L
30 pF, R
L
30 pF, R
L
2k
:
500
:
Output Enable Time
C
L
30 pF, R
L
30 pF, R
L
500
:
500
:
C
L
30 pF, R
L
30 pF, R
L
2k
:
500
:
C
L
Conditions
30 pF, R
L
500
:
V
CC
(V)
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
1.5
r
0.1
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
1.5
r
0.1
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
1.5
r
0.1
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
1.5
r
0.1
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
C
L
t
H
Hold Time
C
L
30 pF, R
L
30 pF, R
L
500
:
500
:
1.5
r
0.1
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
C
L
t
W
Pulse Width
C
L
30 pF, R
L
30 pF, R
L
500
:
500
:
1.5
r
0.1
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
C
L
t
OSHL
t
OSLH
Output to Output Skew
(Note 9)
C
L
Note 8:
For C
L
T
A
40
q
C to
85
q
C
Max
3.3
4.5
9.0
18.0
3.6
4.9
9.8
19.6
3.9
5.4
9.8
19.6
4.0
4.4
7.9
15.8
Min
0.8
1.0
1.5
1.0
0.8
1.0
1.5
1.0
0.8
1.0
1.5
1.0
0.8
1.0
1.5
1.0
1.5
1.5
2.5
3.0
1.0
1.0
1.0
2.0
1.5
1.5
4.0
4.0
Units
Figure
Number
Figures
1, 2
Figures
7, 8
Figures
1, 2
Figures
7, 8
Figures
1, 3, 4
Figures
7, 9, 10
Figures
1, 3, 4
Figures
7, 9, 10
ns
ns
ns
ns
ns
Figure 6
ns
Figure 6
ns
Figure 5
30 pF, R
L
30 pF, R
L
500
:
500
:
1.5
r
0.1
3.3
r
0.3
2.5
r
0.2
1.8
r
0.15
C
L
0.5
0.5
0.75
1.5
ns
30 pF, R
L
2k
:
1.5
r
0.1
50
P
F, add approximately 300 ps to the AC maximum specification.
Note 9:
Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
5
www.fairchildsemi.com
ADI 工业技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
