D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
19-2237; Rev 0; 10/01
KIT
ATION
EVALU
BLE
AVAILA
1:5 Differential LVPECL/LVECL/HSTL
Clock and Data Driver
General Description
Features
o
Guaranteed 400mV Differential Output at 1.5GHz
o
Selectable Single-Ended or Differential Input
o
130ps (max) Part-to-Part Skew at +25°C
o
20ps Output-to-Output Skew
o
365ps Propagation Delay
o
Synchronous Output Enable/Disable
o
On-Chip Reference for Single-Ended Inputs
o
Input Biased to Low when Open
o
Pin Compatible with MC100LVEL14
MAX9316
The MAX9316 is a low-skew, 1-to-5 differential driver
designed for clock and data distribution. This device
allows selection between two inputs: one differential
and one single ended. The selected input is repro-
duced at five differential outputs. The differential input
can be adapted to accept a single-ended input by con-
necting the on-chip V
BB
supply to one input as a refer-
ence voltage.
The MAX9316 features low output-to-output skew
(20ps), making it ideal for clock and data distribution
across a backplane or board. For interfacing to differ-
ential HSTL and LVPECL signals, this device operates
over a +3.0V to +3.8V supply range, allowing high-per-
formance clock or data distribution in systems with a
nominal +3.3V supply. For differential LVECL operation,
this device operates with a -3.0V to -3.8V supply.
The MAX9316 is offered in a space-saving 20-pin
TSSOP and wide-body SO package.
Ordering Information
PART
MAX9316EUP
MAX9316EWP*
TEMP. RANGE
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
20 TSSOP
20 Wide SO
Applications
Precision Clock Distribution
Low-Jitter Data Repeater
Data and Clock Driver and Buffer
Central Office Backplane Clock Distribution
DSLAM Backplane
Base Station
ATE
*Future
product—contact factory for availability.
Pin Configuration
Typical Application Circuit
TOP VIEW
QO 1
Q0 2
MAX9316
20 V
CC
Q
D
19 EN
18 V
CC
17 NC
16 SCLK
15 CLK
14 CLK
13 V
BB
12 SEL
11 V
EE
SO/TSSOP
MAX9316
Z
O
= 50Ω
Q_
RECEIVER
Q1 3
Q1 4
Q2 5
Z
O
= 50Ω
Q_
Q2 6
Q3 7
Q3 8
50Ω
50Ω
Q4 9
Q4 10
V
TT
= V
CC
- 2.0V
Functional Diagram appears at end of data sheet.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1:5 Differential LVPECL/LVECL/HSTL
Clock and Data Driver
MAX9316
ABSOLUTE MAXIMUM RATINGS
V
CC
- V
EE
...............................................................................4.1V
Inputs (CLK,
CLK,
SCLK, SEL,
EN)
to V
EE
...........................................(V
EE
- 0.3V) to (V
CC
+ 0.3V)
CLK to
CLK
........................................................................±3.0V
Continuous Output Current .................................................50mA
Surge Output Current........................................................100mA
V
BB
Sink/Source Current ...............................................±0.65mA
Continuous Power Dissipation (T
A
= +70°C)
Single-Layer PC Board
20-Pin TSSOP (derate 7.69mW/°C above +70°C) ......615mW
20-Pin Wide SO (derate 10mW/°C above +70°C) ......800mW
Multilayer PC Board
20-Pin TSSOP (derate 10.9mW/°C above +70°C) ......879mW
Junction-to-Ambient Thermal Resistance in Still Air
Single-Layer PC Board
20-Pin TSSOP .........................................................+130°C/W
20-Pin Wide SO… ...................................................+100°C/W
Multilayer PC Board
20-Pin TSSOP ...........................................................+91°C/W
Junction-to-Ambient Thermal Resistance with
500LFPM Airflow
Single-Layer PC Board
20-Pin TSSOP ...........................................................+96°C/W
20-Pin Wide SO… .....................................................+58°C/W
Junction-to-Case Thermal Resistance
20-Pin TSSOP ............................................................+20°C/W
20-Pin Wide SO…. .....................................................+20°C/W
Operating Temperature Range ...........................-40°C to +85°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
ESD Protection
Human Body Model (Inputs and Outputs) .........................2kV
Soldering Temperature (10s) ...........................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(V
CC
- V
EE
= +3.0V to +3.8V, outputs loaded with 50Ω ±1% to V
CC
- 2V, SEL = high or low,
EN
= low, unless otherwise noted. Typical
values are at V
CC
- V
EE
= +3.3V, V
IHD
= V
CC
- 1V, V
ILD
= V
CC
- 1.5V.) (Notes 1, 2, 3)
PARAMETER
SYMBOL
CONDITIONS
-40°C
MIN
V
CC
-
1.145
V
EE
V
IL(MIN),
V
IH(MAX)
CLK_
connected
to V
BB
, Figure 1
CLK_
connected
to V
BB
, Figure 1
-10
V
CC
-
1.145
V
EE
V
EE
+
1.2
V
EE
TYP
MAX
MIN
V
CC
-
1.145
V
EE
-10
V
CC
-
1.145
V
EE
V
EE
+
1.2
V
EE
+25°C
TYP
MAX
MIN
V
CC
-
1.145
V
EE
-10
V
CC
-
1.145
V
EE
V
EE
+
1.2
VEE
+85°C
TYP
MAX
UNITS
SINGLE-ENDED INPUTS (SCLK, SEL,
EN)
Input High Voltage
Input Low Voltage
Input Current
Single-Ended Input
High Voltage
Single-Ended Input
Low Voltage
High Voltage of
Differential Input
Low Voltage of
Differential Input
V
IH
V
IL
I
IN
V
CC
V
CC
-
1.495
150
V
CC
V
CC
-
1.495
150
V
CC
V
CC
-
1.495
150
V
V
µA
DIFFERENTIAL INPUTS (CLK_,
CLK_)
V
IH
V
IL
V
IHD
V
ILD
V
CC
V
CC
-
1.495
V
CC
V
CC
-
0.095
V
CC
V
CC
-
1.495
V
CC
V
CC
-
0.095
V
CC
V
CC
-
1.495
V
CC
V
CC
-
0.095
V
V
V
V
2
_______________________________________________________________________________________
1:5 Differential LVPECL/LVECL/HSTL
Clock and Data Driver
DC ELECTRICAL CHARACTERISTICS (continued)
(V
CC
- V
EE
= +3.0V to +3.8V, outputs loaded with 50Ω ±1% to V
CC
- 2V, SEL = high or low,
EN
= low, unless otherwise noted. Typical
values are at V
CC
- V
EE
= +3.3V, V
IHD
= V
CC
- 1V, V
ILD
= V
CC
- 1.5V.) (Notes 1, 2, 3)
PARAMETER
Differential Input
Voltage
Input Current
OUTPUTS (Q_,
Q_)
Single-Ended
Output High
Voltage
Single-Ended
Output Low
Voltage
Differential Output
Voltage
REFERENCE (V
BB
)
Reference Voltage
Output (Note 4)
SUPPLY
Supply Current
(Note 5)
I
EE
30
40
32
40
34
42
mA
V
BB
I
BB
=
±0.5mA
V
CC
-
1.40
V
CC
- V
CC
-
1.24 1.40
V
CC
- V
CC
-
1.24 1.40
V
CC
-
1.24
V
V
OH
Figure 1
V
CC
-
1.085
V
CC
- V
CC
-
0.865 1.025
V
CC
- V
CC
-
0.865 1.025
V
CC
-
0.865
V
SYMBOL
V
IHD
-
V
ILD
I
IN
V
IH
, V
IL
, V
IHD
, V
ILD
CONDITIONS
-40°C
MIN
0.095
-150
TYP
MAX
3.0
150
MIN
0.095
-150
+25°C
TYP
MAX
3.0
150
MIN
0.095
-150
+85°C
TYP
MAX
3.0
150
UNITS
V
µA
MAX9316
V
OL
V
OH
-
V
OL
Figure 1
V
CC
-
1.860
550
V
CC
- V
CC
-
1.555 1.840
910
550
V
CC
- V
CC
-
1.620 1.810
910
550
V
CC
-
1.620
910
V
Figure 1
mV
_______________________________________________________________________________________
3
1:5 Differential LVPECL/LVECL/HSTL
Clock and Data Driver
MAX9316
AC ELECTRICAL CHARACTERISTICS
(V
CC
- V
EE
= +3.0V to +3.8V, outputs are loaded with 50Ω ±1% to V
CC
- 2V, input frequency = 1.5GHz, input transition time = 125ps
(20% to 80%), SEL = high or low,
EN
= low, V
IHD
= V
EE
+ 1.2V to V
CC
, V
ILD
= V
EE
to V
CC
- 0.15V, V
IHD
- V
ILD
= 0.15V to 3V, unless
otherwise noted. Typical values are at V
CC
- V
EE
= +3.3V.) (Notes 1, 6)
PARAMETER
CLK to Q_ Delay
(Differential)
SCLK to Q_ Delay
Output-to-Output
Skew (Note 7)
Part-to-Part Skew
(Note 8)
Added Random
Jitter (Note 9)
Added
Deterministic Jitter
(Note 9)
Switching
Frequency
Output Rise/Fall
Time (20% to 80%)
SYMBOL
t
PLHD1
,
t
PHLD1
t
PLHD3
,
t
PHLD3
t
SKOO
t
SKPP
t
RJ
f
IN
= 1.5GHz clock
1.5Gbps 2E
23
-1
PRBS pattern
(V
OH
- V
OL
)
≥
400mV,
Figure 2
Figure 2
0.8
CONDITIONS
Figure 2
V
IL
= V
CC
- 1.55V,
V
IH
= V
CC
- 1.09V,
Figure 3
-40°C
MIN
290
TYP
MAX
400
MIN
310
+25°C
TYP
MAX
440
MIN
300
+85°C
TYP
MAX
520
UNITS
ps
290
400
310
440
300
520
ps
5
30
110
1.2
20
40
130
20
50
220
ps
ps
ps
(RMS)
0.8
1.2
0.8
1.2
t
DJ
50
70
50
70
50
70
ps (p-p)
f
MAX
1.5
1.5
1.5
GHz
t
R
, t
F
80
120
90
130
90
145
ps
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Measurements are made with the device in thermal equilibrium.
Current into a pin is defined as positive. Current out of a pin is defined as negative.
DC parameters are production tested at T
A
= +25°C and guaranteed by design over the full operating temperature range.
Use V
BB
only for inputs that are on the same device as the V
BB
reference.
All pins are open except V
CC
and V
EE
.
Guaranteed by design and characterization. Limits are set at ±6 sigma.
Measured between outputs of the same part at the signal crossing points for a same-edge transition.
Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.
Device jitter added to a jitter-free input signal.
4
_______________________________________________________________________________________
实时操作系统RTOS
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
