Semiconductor
T
NT
DUC
PRO LACEME 747
E
LET
2-7
EP
BSO NDED R 1-800-44
O
ME
ns
.com
COM pplicatio @harris
E
NO R ntral A entapp
Ce
: c
Call or email
CA3028A
January 1999
File Number 382.5
Differential/Cascode Amplifier for
Commercial and Industrial Equipment
from DC to 120MHz
[ /Title
(CA30
28A)
Part Number Information
/Sub-
PART NUMBER
TEMP.
ject
(BRAND)
RANGE (
o
C)
PACKAGE
(Dif-
CA3028A
-55 to 125 8 Pin Metal Can
feren-
CA3028AE
-55 to 125 8 Ld PDIP
tial/Ca
CA3028AM96
-55 to 125 8 Ld SOIC Tape
scode
(3028A)
and Reel
Ampli-
fier for
Pinouts
Com-
CA3028A
(PDIP, SOIC)
mer-
TOP VIEW
cial
and
1
8
Indus-
2
7
trial
3
6
Equip-
ment
4
5
from
DC to
120M
CA3028A
(METAL CAN)
Hz)
TOP VIEW
/Autho
r ()
8
/Key-
1
7
words
2
6
(Har-
ris
5
3
Semi-
4
Features
• Controlled for Input Offset Voltage, Input Offset
Current and Input Bias Current
• Balanced Differential Amplifier Configuration with Con-
trolled Constant Current Source
• Single-Ended and Dual-Ended Operation
The CA3028A is a differential/cascode amplifier designed for
use in communications and industrial equipment operating
at frequencies from DC to 120MHz.
Applications
PKG.
NO.
T8.C
E8.3
M8.15
• RF and IF Amplifiers (Differential or Cascode)
• DC, Audio and Sense Amplifiers
• Converter in the Commercial FM Band
• Oscillator
• Mixer
• Limiter
• Related Literature
- Application Note AN5337 “Application of the CA3028
Integrated Circuit Amplifier in the HF and VHF Ranges.”
This note covers characteristics of different operating
modes, noise performance, mixer, limiter, and amplifier
design considerations
Schematic Diagram
(Terminal Numbers Apply to All Packages)
8
6
1
R
1
7
5kΩ
2
Q
1
Q
2
5
Q
3
R
2
2.8kΩ
4
R
3
500Ω
3
SUBSTRATE
AND CASE
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Copyright
©
Harris Corporation 1999
CA3028A
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -55
o
C to 125
o
C
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(
o
C/W)
θ
JC
(
o
C/W)
Metal Can Package . . . . . . . . . . . . . . .
225
140
PDIP Package . . . . . . . . . . . . . . . . . . .
155
N/A
SOIC Package . . . . . . . . . . . . . . . . . . .
185
N/A
Maximum Junction Temperature (Metal Can Package). . . . . . . .175
o
C
Maximum Junction Temperature (Plastic Package) . . . . . . . .150
o
C
Maximum Storage Temperature Range . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Absolute Maximum Voltage Ratings
T
A
= 25
o
C
The following chart gives the range of voltages which can be applied to the terminals listed horizontally with
respect to the terminals listed vertically. For example, the voltage range of the horizontal Terminal 4 with
respect to Terminal 2 is -1V to +5V.
TERM
NO.
1
2
3
(Note 2)
4
5
6
7
8
NOTES:
2. Terminal No. 3 is connected to the substrate and case.
3. Voltages are not normally applied between these terminals. Voltages appearing between these terminals
will be safe, if the specified voltage limits between all other terminals are not exceeded.
1
2
0 to -15
3
0 to -15
+5 to -11
4
0 to -15
+5 to -1
+10 to 0
5
+5 to -5
+15 to 0
+15 to 0
+15 to 0
6
Note 3
Note 3
+24 to 0
Note 3
+20 to 0
7
Note 3
+15 to 0
+15 to 0
Note 3
Note 3
Note 3
8
+20 to 0
Note 3
+24 to 0
Note 3
Note 3
Note 3
Note 3
Absolute Maximum
Current Ratings
TERM
NO.
1
2
3
4
5
6
7
8
I
IN
mA
0.6
4
0.1
20
0.6
20
4
20
I
OUT
mA
0.1
0.1
23
0.1
0.1
0.1
0.1
0.1
Electrical Specifications
PARAMETER
DC CHARACTERISTICS
Input Bias Current (Figures 1, 10)
T
A
= 25
o
C
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
I
I
V
CC
= 6V, V
EE
= -6V
V
CC
= 12V, V
EE
= -12V
-
-
0.8
2.0
-
-
0.5
1.0
24
120
16.6
36
1.25
3.3
1.28
1.65
0.85
1.65
36
175
70
106
2.0
5.0
-
-
1.0
2.1
54
260
µA
µA
mA
mA
mA
mA
mA
mA
mW
mW
Quiescent Operating Current (Figures 1,11, 12)
I
6
, I
8
V
CC
= 6V, V
EE
= -6V
V
CC
= 12V, V
EE
= -12V
AGC Bias Current (Into Constant Current Source
Terminal 7) (Figures 2, 13)
Input Current (Terminal 7)
I
7
V
CC
= 12V, V
AGC
= 9V
V
CC
= 12V, V
AGC
= 12V
I
7
V
CC
= 6V, V
EE
= -6V
V
CC
= 12V, V
EE
= -12V
Power Dissipation (Figures 1, 14)
P
T
V
CC
= 6V, V
EE
= -6V
V
CC
= 12V, V
EE
= -12V
2
CA3028A
Electrical Specifications
PARAMETER
DYNAMIC CHARACTERISTICS
Power Gain (Figures 3, 4, 5, 15, 17, 19)
G
P
f = 100MHz
V
CC
= 9V
f = 10.7MHz
V
CC
= 9V
Noise Figure (Figures 3, 4, 5, 16, 18, 19)
NF
f = 100MHz, V
CC
= 9V
Cascode
Diff. Amp.
Cascode
Diff. Amp.
Cascode
Diff. Amp.
Input Admittance (Figures 20, 21)
Y
11
f = 10.7MHz, V
CC
= 9V
Cascode
16
14
35
28
-
-
-
20
17
39
32
7.2
6.7
0.6 +
j1.6
0.5 +
j0.5
0.0003
- j0
0.01 -
j0.0002
99 - j18
-37 +
j0.5
0+
j0.08
0.04 +
j0.23
5.7
-
-
-
-
9.0
9.0
-
dB
dB
dB
dB
dB
dB
mS
T
A
= 25
o
C
(Continued)
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Diff. Amp.
-
-
mS
Reverse Transfer Admittance (Figures 22, 23)
Y
12
f = 10.7MHz, V
CC
= 9V
Cascode
-
-
mS
Diff. Amp.
-
-
mS
Forward Transfer Admittance (Figures 24, 25)
Y
21
f = 10.7MHz, V
CC
= 9V
Cascode
Diff. Amp.
-
-
-
-
mS
mS
Output Admittance (Figures 26, 27)
Y
22
f = 10.7MHz, V
CC
= 9V
Cascode
-
-
mS
Diff. Amp.
-
-
mS
µW
dB
Output Power (Untuned) (Figures 6, 28)
P
O
AGC
f = 10.7MHz, V
CC
= 9V
f = 10.7MHz, V
CC
= 9V
f = 10.7MHz, V
CC
= 9V,
R
L
= 1kΩ
f = 10.7MHz, e
IN
= 400mV,
Diff. Amp.
Diff. Amp., 50Ω
Input-Output
Diff. Amp.
-
-
AGC Range (Maximum Power Gain to Full Cutoff)
(Figures 7, 29)
Voltage Gain
(Figures 8, 9, 30, 31)
Peak-to-Peak Output Current
-
62
-
A
Cascode
Diff. Amp.
V
CC
= 9V
V
CC
= 12V
-
-
2.0
3.5
40
30
4.0
6.0
-
-
7.0
10
dB
dB
mA
mA
I
P-P
3
CA3028A
Test Circuits
V
CC
+
I
6
+
3µF
I
8
-
6
8
-
5
1
6
1
ICUT
8
3
7
I
3
3µF
5kΩ
V
EE
V
CC
I
7
3
2kΩ
1kΩ
V
CC
-
I
1
+
5
ICUT
-
+
-
+
I
5
7 +
-
I
7
NOTE: Power Dissipation
=
I
3
V
EE
+
(
I
6
+
I
8
)V
CC
.
FIGURE 1. INPUT OFFSET CURRENT, INPUT BIAS CURRENT,
POWER DISSIPATION, AND QUIESCENT
OPERATING CURRENT TEST CIRCUIT
V
CC
7
470pF
2
C
1
L
1
4
50Ω SIGNAL
SOURCE
(NOTE 4) OR
NOISE DIODE
(NOTE 5)
3
0.001µF
0.001µF
2kΩ
ICUT
1
5
6
8
C
2
50Ω RF
VOLTMETER
(NOTE 4) OR
NOISE AMP
(NOTE 5)
1kΩ
0.001
µF
FIGURE 2. AGC BIAS CURRENT TEST CIRCUIT (DIFFERENTIAL
AMPLIFIER CONFIGURATION)
V
CC
8
C
1
1
L
1
3
ICUT
5
7
6
C
2
50Ω RF
VOLTMETER
(NOTE 6) OR
NOISE AMP
(NOTE 7)
1kΩ
L
2
L
2
50Ω SIGNAL
SOURCE
(NOTE 6) OR
NOISE DIODE
(NOTE 7)
0.001µF
2kΩ
f
(MHz)
10.7
100
NOTES:
C
1
(pF)
C
2
(pF)
L
1
(µH)
3-5
L
2
(µH)
3-5
f
(MHz)
10.7
100
NOTES:
C
1
(pF)
C
2
(pF)
L
1
(µH)
3-6
0.2 - 0.5
L
2
(µH)
3-6
0.2 - 0.5
20 - 60 20 - 60
3 - 30
30 - 60 20 - 50
2 - 15
2 - 15
3 - 30 0.1 - 0.25 0.15 - 0.3
4. For Power Gain Test.
5. For Noise Figure Test.
FIGURE 3. POWER GAIN AND NOISE FIGURE TEST CIRCUIT
(CASCODE CONFIGURATION)
6. For Power Gain Test.
7. For Noise Figure Test.
FIGURE 4. POWER GAIN AND NOISE FIGURE TEST CIRCUIT
(DIFFERENTIAL AMPLIFIER CONFIGURATION
AND TERMINAL 7 CONNECTED TO V
CC
)
4
CA3028A
Test Circuits
(Continued)
5kΩ
V
CC
7
C
1
1
L
1
3
ICUT
5
8
6
C
2
1kΩ
L
2
50Ω SIGNAL
SOURCE
(NOTE 8) OR
NOISE DIODE
(NOTE 9)
50Ω RF
VOLTMETER
(NOTE 8) OR
NOISE AMP
(NOTE 9)
V
CC
0.001µF
2kΩ
1kΩ
V
CC
f
(MHz)
10.7
100
NOTES:
C
1
(pF)
C
2
(pF)
L
1
(µH)
3-6
0.2 - 0.5
L
2
(µH)
3-6
0.2 - 0.5
5
0.01
µF
2kΩ
50Ω
1
3
INPUT
0.01µF
ICUT
7
8
6
0.01
µF
30 - 60 20 - 50
2 - 15
2 - 15
50Ω
OUTPUT
0.01µF
8. For Power Gain Test.
9. For Noise Figure Test.
FIGURE 5. POWER GAIN AND NOISE FIGURE TEST CIRCUIT
(DIFFERENTIAL AMPLIFIER CONFIGURATION)
FIGURE 6. OUTPUT POWER TEST CIRCUIT
5kΩ
V
CC
7
C
1
1
50Ω
SIGNAL
SOURCE
L
1
3
ICUT
5
8
6
50Ω RF
VOLTMETER
8
7
OUTPUT
1
0.001µF
2kΩ
INPUT
2
50Ω
0.01µF
3
4
0.01µF
0.01µF
2kΩ
ICUT
5
1kΩ
0.01µF
6
1kΩ LOAD
1kΩ
L
2
C
2
V
CC
10Ω
f
(MHz)
10.7
100
C
1
(pF)
C
2
(pF)
L
1
(µH)
3-6
0.2 - 0.5
L
2
(µH)
3-6
0.2 - 0.5
30 - 60 20 - 50
2 - 15
2 - 15
FIGURE 7. AGC RANGE TEST CIRCUIT (DIFFERENTIAL
AMPLIFIER)
FIGURE 8. TRANSFER CHARACTERISTIC (VOLTAGE GAIN) TEST
CIRCUIT (10.7MHz) CASCODE CONFIGURATION
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
