X7R
ProtectiCap™ MLCC Capacitors
Electrical Details
Capacitance Range
Temperature Coefficient of Capacitance (TCC)
Dissipation Factor
Insulation Resistance (IR)
Dielectric Withstand Voltage (DWV)
Ageing Rate
220pF to 33nF
±15% from -55˚C to +125˚C
≤ 0.025
100G or 1000secs (whichever is the less)
Voltage applied for 5 ±1 seconds, 50mA charging
current maximum
<2% per decade
Size
1206
1210
1808
1812
2220
Length
(L1)
3.2 ± 0.3
3.2 ± 0.3
4.5 ± 0.35
4.5 ± 0.35
5.7 ± 0.4
Width
(W)
1.6 ± 0.2
2.5 ± 0.3
2.0 ± 0.3
3.2 ± 0.3
5.0 ± 0.4
Max
Thickness
(T)
1.6
2.0
2.0
2.5
4.2
Band
(L2)
0.25 – 0.75
0.25 – 0.75
0.25 – 1.0
0.25 – 1.0
0.25 – 1.0
MLCCs are particularly suitable for high voltage applications where small size is required. For
standard high voltage capacitors a coating may be required to be applied post soldering, to
minimise the risk of flashover from one termination on the chip to the other. By contrast, the new
ProtectiCap™ high voltage range has been introduced to specifically address this issue. The integral
coating minimises the risk of flashover without any requirement for the customer to apply conformal
coating after soldering.
This range is fully compliant with the RoHS and WEEE directives. Parts are compatible with lead free
solders and standard aqueous and solvent cleaning processes.
Minimum/Maximum Capacitance Values – ProtectiCap™ Capacitors
Chip Size
Min Cap
2000V
2500V
3000V
4000V
5000V
7” Reel
13” Reel
1206
220pf
3.3nf
2.7nf
1.5nf
-
-
2,500
10,000
1210
680pf
5.6nf
4.7nf
3.3nf
-
-
2,000
8,000
1808
330pf
5.6nf
4.7nf
3.3nf
2.2nf
-
1,500
6,000
1812
470pf
12nf
8.2nf
4.7nf
3.3nf
-
500/1,000*
2,000/4,000*
2220
1.0nf
33nf
22nf
10nf
6.8nf
4.7nf
500/1,000*
2,000/4,000*
NOTE: Other capacitance values may become available, please contact the sales office if you need values other than those shown in the above table.
*Reel quantity depends on chip thickness. Please contact the sales office.
Ordering Information – ProtectiCap™ Range
1206
Chip Size
1206
1210
1808
1812
2220
P
Termination
P
= ProtectiCap™
(FlexiCap™
termination base with
Nickel Barrier, 100%
matte tin plating)
2K0
Voltage d.c.
(marking code)
2K0
= 2kV
2K5
=2.5kV
3K0
=3kV
4K0
=4kV
5K0
=5kV
0102
Capacitance in Pico
farads (pF)
First digit is 0.
Second and third digits are
significant figures of
capacitance code.
The fourth digit is the
number of zeros following.
e.g.,
0102
= 1000 pF
J
Capacitance
Tolerance
J:
± 5%
K:
± 10%
M:
± 20%
X
Dielectric
Codes
X
= X7R
T
Packaging
T
= 178mm (7”) reel
R
= 330mm (13”) reel
B
= Bulk pack – tubs or trays
Syfer Technology Ltd.
Old Stoke Road, Arminghall
Norwich, Norfolk, NR14 8SQ
United Kingdom
Tel: +44 1603 723300 | Email sales@syfer.co.uk | www.syfer.com
Protecticap™Datasheet Issue 2 (P108890) Release Date 03/03/14
Page 1 of 6
Soldering Information
Syfer MLCCs are compatible with all recognised
soldering/mounting methods for chip capacitors. A detailed
application note is available at syfer.com
Reflow Soldering
Syfer recommend reflow soldering as the preferred method for
mounting MLCCs. Syfer MLCCs can be reflow soldered using a
reflow profile generally defined in IPC/FEDEC J-STD-020. Sn
plated termination chip capacitors are compatible with both
conventional and lead free soldering with peak temperatures of
260 to 270˚C acceptable.
The heating ramp rate should be such that components see a
temperature rise of 1.5 to 4˚C per second to maintain
temperature uniformity through the MLCC.
The time for which the solder is molten should be maintained
at a minimum, so as to prevent solder leaching. Extended
times above 230˚C can cause problems with oxidation of Sn
plating. Use of an inert atmosphere can help if this problem is
encountered. Palladium/Silver (Pd/Ag) terminations can be
particularly susceptible to leaching with free lead, tin rich
solders and trials are recommended for this combination.
Cooling to ambient temperature should be allowed to occur
naturally, particularly if larger chip sizes are being soldered.
Natural cooling allows a gradual relaxation of thermal
mismatch stresses in the solder joints. Forced cooling should
be avoided as this can induce thermal breakage.
Wave Soldering
Wave soldering is generally acceptable, but the thermal
stresses caused by the wave have been shown to lead to
potential problems with larger or thicker chips. Particular care
should be taken when soldering SM chips larger than size 1210
and with a thickness greater than 1.0mm for this reason.
Maximum permissible wave temperature is 270˚C for SM
chips.
The total immersion time in solder should be kept to a
minimum. It is strongly recommended that Sn/Ni plated
terminations are specified for wave soldering applications.
Solder Leaching
Leaching is the term for the dissolution of silver into the solder
causing a failure of the termination system which causes
increased ESR, tan δ and open circuit faults, including
ultimately the possibility of the chip becoming detached.
Leaching occurs more readily with higher temperature solders
and solders with a high tin content. Pb free solders can be very
prone to leaching certain termination systems. To prevent
leaching, exercise care when choosing solder allows and
minimize both maximum temperature and dwell time with the
molten solder.
Plated terminations with nickel or copper anti-leaching barrier
layers are available in a range of top coat finishes to prevent
leaching occurring. These finishes also include Syfer FlexiCap
TM
for improved stress resistance post soldering.
Multilayer ceramic chip with nickel or copper barrier
termination
Rework of Chip Capacitors
Syfer recommend hot air/gas as the preferred method of
applying heat for rework. Apply even heat surrounding the
component to minimise internal thermal gradients. Soldering
irons or other techniques that apply direct heat to the chip or
surrounding area, should not be used as these can result in
micro cracks being generated.
Minimise the rework heat duration and allow components to
cool naturally after soldering.
Use of Silver Loaded Epoxy Adhesives
Chip capacitors can be mounted to circuit boards using silver
loaded adhesive provided the termination material of the
capacitor is selected to be compatible with the adhesive. This
is normally PdAg. Standard tin finishes are often not
recommended for use with silver loaded epoxies as there can
be electrical and mechanical issues with the joint integrity due
to material mismatch.
Handling & Storage
Components should never be handled with fingers;
perspiration and skin oils can inhibit solderability and will
aggravate cleaning.
Chip capacitors should never be handled with metallic
instruments. Metal tweezers should never be used as these
can chip the product and leave abraded metal tracks on the
product surface. Plastic or plastic coated metal types are
readily available and recommended – these should be used
with an absolute minimum of applied pressure.
Incorrect storage can lead to problems for the user. Rapid
tarnishing of the terminations, with an associated degradation
of solderability, will occur if the product comes into contact
with industrial gases such as sulphur dioxide and chlorine.
Storage in free air, particularly moist or polluted air, can result
in termination oxidation.
Packaging should not be opened until the MLCs are required
for use. If opened, the pack should be re-sealed as soon as
practicable. Alternatively, the contents could be kept in a
sealed container with an environmental control agent.
Long term storage conditions, ideally, should be temperature
controlled between -5 and +40˚C and humidity controlled
between 40% and 60% R.H.
Taped product should be stored out of direct sunlight, which
might promote deterioration in tape or adhesive performance.
Product, stored under the conditions recommended above, in
its “as received” packaging, has a minimum shelf life of 2
years.
SM Pad Design
Syfer conventional 2-terminal chip capacitors can generally be
mounted using pad designs in accordance with IPC-7351,
Generic Requirements for Surface Mount Design and Land
Pattern Standards, but there are some other factors that have
been shown to reduce mechanical stress, such as reducing the
pad width to less than the chip width. In addition, the position
of the chip on the board should also be considered.
3-terminal components are not specifically covered by IPC-
7351, but recommended pad dimensions are included in the
Syfer catalogue/website for these components.
ProtectiCap™Datasheet Issue 2 (P108890) Release Date 03/03/14
Page 2 of 6
FlexiCap
TM
Termination
FlexiCap
TM
has been developed as a result of listening to
customer’s experiences of stress damage to MLCCs from many
manufacturers, often caused by variations in production
processes.
Our answer is a proprietary flexible epoxy polymer termination
material that is applied to the device under the usual nickel
barrier finish. FlexiCap
TM
will accommodate a greater degree of
board bending than conventional capacitors.
REACH (Registration, Evaluation, Authorisation and
restriction of Chemicals) Statement
The main purpose of REACH is to improve the protection of
human health and the environment from the risks arising from
the use of chemicals.
Syfer Technology Ltd maintains both ISO 14001,
Environmental Management System and OHSAS 18001 Health
& Safety Management System approvals that require and
ensure compliance with corresponding legislation such as
REACH.
For further information, please contact the sales office at
sales@syfer.co.uk
Ranges are available with FlexiCap
TM
termination material
offering increased reliability and superior mechanical
performance (board flex and temperature cycling) when
compared with standard termination materials. Refer to Syfer
application note reference AN0001. FlexiCap
TM
capacitors
enable the board to be bent almost twice as much as before
mechanical cracking occurs. Refer to application note AN0002.
FlexiCap
TM
is also suitable for space applications having passed
thermal vacuum outgassing tests. Refer to Syfer application
note reference AN0026.
RoHS Compliance
Syfer routinely monitors world wide material restrictions (e.g.,
EU/China and Korea RoHS mandates) and is actively involved
in shaping future legislation.
All standard C0G/NPO, X7R, X5R and High Q Syfer MLCC
products are compliant with the EU RoHS directive (see below
for special exemptions) and those with plated terminations are
suitable for soldering common lead free solder alloys (refer to
‘Soldering Information’ for more details on soldering
limitations). Compliance with EU RoHS directive automatically
signifies compliance with some other legislation (e.g., Korea
RoHS). Please refer to the Sales Office for details of
compliance with other materials legislation.
Breakdown of material content, SGS analysis reports and tin
whisker test results are available on request.
Most Syfer MLCC components are available with non-RoHS
compliant tin/lead (SnPb) Solderable termination finish for
exempt applications and where pure tin is not acceptable.
Other tin free termination finishes may also be available –
please refer to the Sales Office for further details.
X8R ranges <250Vdc are not RoHS 2011/65/EU compliant.
Syfer has delivered millions of FlexiCap
TM
components and
during that time has collected substantial test and reliability
data, working in partnership with customers world wide, to
eliminate mechanical cracking.
An additional benefit of FlexiCap
TM
is that MLCCs can withstand
temperature cycling from -55 to 125˚C in excess of 1,000
times without cracking.
FlexiCap
TM
termination has no adverse effect on any electrical
parameters, nor affects the operation of the MLCC in any way.
Application Notes
FlexiCap
TM
may be handled, stored and transported in the
same manner as standard terminated capacitors. The
requirements for mounting and soldering FlexiCap
TM
are the
same as for standard SMD capacitors.
For customers currently using standard terminated capacitors
there should be requirement to change the assembly process
when converting to FlexiCap
TM
.
Based upon the board bend tests in accordance with IEC
60384-1 the amount of board bending required to
mechanically crack a FlexiCap
TM
terminated capacitor is
significantly increased compared with standard terminated
capacitors.
Product: X7R
Standard
Termination
FlexiCap
TM
Typical bend performance under
AEC-Q200 test conditions
2mm to 3mm
Typically 8mm to 10mm
115Vac 400Hz ranges are not RoHS 2011/65/EU compliant.
Check the website, www.syfer.com for latest RoHS update.
Export Controls and Dual-use Regulations
Certain Syfer catalogue components are defined as ‘dual-use’
items under international export controls – those that can be
used for civil and military purposes which meet certain
specified technical standards.
The defining criteria for a dual-use component with respect to
Syfer products is one with a voltage rating of >750V and a
capacitance value >250nF and a series inductance <10nH.
Components defined as ‘dual-use’ under the above criteria
automatically require a licence for export outside the EU, and
may require a licence for export with the EU.
The application for a licence is routine, but customers for these
products will be asked to supply further information.
Please refer to the sales office if you require any further
information on export restrictions.
Other special components may additionally need to comply
with export regulations.
ProtectiCap™Datasheet Issue 2 (P108890) Release Date 03/03/14
Page 3 of 6
Ageing of Ceramic Capacitors
Capacitor ageing is a term used to describe the negative,
logarithmic capacitance change which takes place in ceramic
capacitors with time. The crystalline structure for barium
titanate based ceramics changes on passing through its Curie
temperature (known as the Curie Point) at about 125ºC. The
domain structure relaxes with time and in doing so, the
dielectric constant reduces logarithmically; this is known as the
ageing mechanism of the dielectric constant. The more stable
dielectrics have the lowest ageing rates.
The ageing process is reversible and repeatable. Whenever the
capacitor is heated to a temperature above the Curie Point the
ageing process starts again from zero.
The ageing constant, or ageing rate, is defined as the
percentage loss of capacitance due to the ageing process of
the dielectric which occurs during a decade of time (a tenfold
increase in age) and is expressed as percent per logarithmic
decade of hours. As the law of decrease of capacitance is
logarithmic, this means that for a capacitor with an ageing rate
of 1% per decade of time, the capacitance will decrease at a
rate of:
a)
b)
c)
d)
e)
1% between 1 and 10 hours
An additional 1% between the following 10 and 100
hours
An additional 1% between the following 100 and 1000
hours
An additional 1% between the following 1000 and
10000 hours
The ageing rate continues in this manner throughout
the capacitor’s life.
Tight Tolerance
One of the advantages of Syfer’s unique ‘wet process’ of
manufacture is the ability to offer capacitors with exceptionally
tight capacitance tolerances.
The accuracy of the printing screens used in the fully
automated, computer controlled manufacturing process allows
for tolerance as close as ± 1% on C0G/NP0 parts greater than
or equal to 10pF. For capacitance value less than 4.7pF
tolerances can be as tight as ± 0.05pF.
Periodic Tests Conducted and Reliability Data
For standard surface mount capacitors components are
randomly selected on a sample basis and the following routine
tests conducted:
Load Test. 1,000 hours @ 125˚C (150˚C for X8R).
Applied voltage depends on components tested
Humidity Test. 168 hours @ 85˚C/85%RH
Board Deflection (bend test)
Test results are available on request.
Conversion Factors
From
FITs
FITs
To
MTBF (hours)
MTBF (years)
Operation
10
9
÷ FITs
10
9
÷ (FITs × 8760)
FIT = Failures In Time. 1 FIT = 1 failure in 10
9
hours
MTBF = Mean Time Between Failure
Typical values of the ageing constant for our MLCCs are
Dielectric Class
Ultra Stable C0G/NP0
Stable X7R
Typical Values
Example of FIT Data Available
Negligible capacitance loss
through ageing
<2% per decade of time
Capacitance Measurements
Because of ageing it is necessary to specify an age for
reference measurements at which the capacitance shall be
within the prescribed tolerance. This is fixed at 1000 hours,
since for all practical purposes there is not much further loss of
capacitance after this time.
All capacitors shipped are within their specified tolerance at the
standard reference age of 1000 hours after having cooled
through their Curie temperature.
The ageing curve for any ceramic dielectric is a straight line
when plotted on semi-log paper.
Capacitance vs. Time
(Ageing X7R @ 1% per decade)
Component type:
Testing Location:
Results based on:
0805 (C0G/NP0 and X7R)
Syfer reliability test department
16,622,000 component test hours
ProtectiCap™Datasheet Issue 2 (P108890) Release Date 03/03/14
Page 4 of 6
Packaging Information
Tape and reel packing of surface mounting chip capacitors for
Reel Dimensions
Symbol
automatic placement are in accordance with IEC60286-3.
A
Peel Force
The peel force of the top sealing tape is between 0.2 and 1.0
Newton at 180˚. The breaking force of the carrier and sealing
tape in the direction of unreeling is greater than 10 Newton.
G
T
Description
Reel diameter
Reel inside width
Reel outside width
178mm
Reel
178
(7)
8.4
(0.33)
14.4
(0.56) max
330mm
Reel
330
(13)
12.4
(0.49)
18.4
(0.72) max
Tape Dimensions
Dimensions mm (inches)
Symbol
A
0
B
0
K
0
W
F
E
P
1
P
2
P
0
D
0
D
1
T
t
1
Description
Width of cavity
Length of cavity
Depth of cavity
Width of tape
Distance between drive hole centres and cavity centres
Distance between drive hole centres and tape edge
Distance between cavity centres
Axial distance between drive hole centres and cavity centres
Axial distance between drive hole centres
Drive hole diameter
Diameter of cavity piercing
Carrier tape thickness
Top tape thickness
1.0 (0.039)
0.3 (0.012) ±0.1 (0.04)
4.0 (0.156)
2.0 (0.079)
4.0 (0.156)
1.5 (0.059)
1.5 (0.059)
0.4 (0.016) ±0.1 (0.04)
8mm Tape
12mm Tape
Dependent on chip size to minimize rotation
8.0 (0.315)
3.5 (0.138)
1.75 (0.069)
8.0 (0.315)
12.0 (0.472)
5.5 (0.213)
0.1 (0.004) max
ProtectiCap™Datasheet Issue 2 (P108890) Release Date 03/03/14
Page 5 of 6
工作这点儿事
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
