IFX24401
Low Dropout Voltage Regulator
IFX24401TEV50
IFX24401ELV50
Data Sheet
Rev. 1.02, 2009-12-10
Standard Power
Low Dropout Voltage Regulator
IFX24401
1
Features
•
•
•
•
•
•
•
•
•
•
•
Overview
Output voltage 5 V
±2%
Ultra low current consumption: 20
µA
(typ.)
300 mA current capability
Enable input
Very low-drop voltage
Short circuit protection
Overtemperature protection
Low Dropout Voltage, 250mV (typ.)
High Input Voltage 45 V
Temperature Range -40
°C ≤
T
j
≤
125
°C
Green Product (RoHS compliant)
PG-TO252-5
Applications
•
•
•
•
•
Battery powered devices (e.g. Handheld GPS)
Portable Radios
HDTV Televisions
Game Consoles
Network Routers
PG-SSOP-14
For automotive and transportation applications, please refer to the Infineon TLE and TLF voltage regulator series.
Functional Description
The IFX24401 is a monolithic integrated low-drop voltage regulator for load currents up to 300 mA. The output
voltage is regulated to
V
Q,nom
= 5.0 V with an accuracy of
±2%.
A sophisticated design allows stable operation with
low ESR ceramic output capacitors down to 470 nF. The device is designed for the harsh environments. Therefore
it is protected against overload, short circuit and overtemperature conditions. Due to its ultra low stand-by current
consumption of 20
µA
(typ.) the IFX24401 is ideal for use in battery powered applications. The regulator can be
shut down via an Enable input which further reduces the current consumption to 5
µA
(typ.). An integrated output
sink current circuitry keeps the voltage at the Output pin Q below 5.5 V even when reverse currents are applied.
Thus connected devices are protected from overvoltage damage.
Type
IFX24401TEV50
IFX24401ELV50
Data Sheet
Package
PG-TO252-5
PG-SSOP-14
2
Marking
2440150
24401V50
Rev. 1.02, 2009-12-10
IFX24401
Block Diagram
2
Block Diagram
IFX24401
I
Overtemperature
Shutdown
Bandgap
Reference
Q
1
EN
Enable
Charge
Pump
GND
Figure 1
Block Diagram
Data Sheet
3
Rev. 1.02, 2009-12-10
IFX24401
Pin Configuration
3
Pin Configuration
I NC
Figure 2
Pin Configuration PG-TO252-5
(top view)
EN Q
3.1
Pin
1
2
3
4
5
Pin Definitions and Functions (PG-TO252-5 )
Symbol
I
N.C.
GND
EN
Q
Function
Input
Connect ceramic capcitor between I and GND
No Connect
May be open or connected to GND
Ground
Internally connected to heat slug
Enable Input
Low signal level disables the regulator. Pull-down resistor is integrated.
Output
Place capacitor between Q pin and GND. Capacitor placement should be close to pin.
Refer to capacitance and ESR requirements in
“Functional Range” on Page 6
Heat Slug
Connect to board GND and heatsink
Heat Slug
--
Data Sheet
4
Rev. 1.02, 2009-12-10
IFX24401
Pin Configuration
Figure 3
Pin Configuration PG-SSOP-14 (top
view)
3.2
Pin
1,2,3,5,7
4
6
8,10,11,1
2,14
9
Pin Definitions and Functions (PG-SSOP-14 )
Symbol
N.C.
GND
EN
N.C.
Q
Function
No Connect
May be open or connected to GND
Ground
Enable Input
Low signal level disables the regulator. Pull-down resistor is integrated.
No Connect
May be open or connected to GND
Output
Place capacitor between Q pin and GND. Capacitor placement should be close to pin.
Refer to capacitance and ESR requirements in
“Functional Range” on Page 6
Input
Connect ceramic capcitor between I and GND
Exposed Pad
Connect to board GND and heatsink
13
Pad
I
Data Sheet
5
Rev. 1.02, 2009-12-10
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
