b. Pulse width limited by maximum junction temperature.
T
A
= 25 °C
T
A
= 85 °C
T
A
= 25 °C
T
A
= 85 °C
Symbol
V
DS
V
GS
I
D
I
DM
I
S
P
D
T
J
, T
stg
ESD
- 450
280
145
- 55 to 150
2000
- 390
- 280
- 650
- 380
250
130
mW
°C
V
5s
±6
- 370
- 265
mA
Steady State
- 20
Unit
V
Document Number: 71169
S10-2432-Rev. C, 25-Oct-10
www.vishay.com
1
Si1023X
Vishay Siliconix
SPECIFICATIONS
(T
J
= 25 °C, unless otherwise noted)
Parameter
Static
Gate Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
Drain-Source On-State
Resistance
a
Forward Transconductance
a
Diode Forward Voltage
a
Dynamic
b
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Time
Turn-Off Time
Q
g
Q
gs
Q
gd
t
d(on)
t
d(off)
V
DD
= -10 V, R
L
= 47
I
D
- 200 mA, V
GEN
= - 4.5 V, R
g
= 10
V
DS
= - 10 V, V
GS
= - 4.5 V, I
D
= - 250 mA
1500
150
450
14
46
ns
pC
V
GS(th)
I
GSS
I
DSS
I
D(on)
R
DS(on)
g
fs
V
SD
V
DS
= V
GS
, I
D
= - 250 µA
V
DS
= 0 V, V
GS
= ± 4.5 V
V
DS
= - 16 V, V
GS
= 0 V
V
DS
= - 16 V, V
GS
= 0 V, T
J
= 85 °C
V
DS
= - 5 V, V
GS
= - 4.5 V
V
GS
= - 4.5 V, I
D
= - 350 mA
V
GS
= - 2.5 V, I
D
= - 300 mA
V
GS
= - 1.8 V, I
D
= - 150 mA
V
DS
= - 10 V, I
D
= - 250 mA
I
S
= - 150 mA, V
GS
= 0 V
- 700
0.8
1.2
1.8
0.4
- 0.8
- 1.2
1.2
1.6
2.7
S
V
- 0.45
±1
- 0.3
±2
- 100
-5
V
µA
nA
µA
mA
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
Notes:
a. Pulse test; pulse width
300 µs, duty cycle
2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see
www.vishay.com/ppg?71169.
www.vishay.com
4
Document Number: 71169
S10-2432-Rev. C, 25-Oct-10
Package Information
www.vishay.com
Vishay Siliconix
SC-89 6-Leads (SOT-563F)
2
4
3
E1/2
D
e1
aaa
C
2x
A
6
5
4
4
D
B
SECTION
B-B
E/2
2
3
C
6
E1
E
2x
aaa
C
DETAIL “A”
5
1
e
B
4
2
3
2x
bbb
C
6x b
ddd
M
C
A–B D
L1
A1
L
A
A1
SEE
DETAIL “A”
Notes
1. Dimensions in millimeters.
2. Dimension D does not include mold flash, protrusions or gate
burrs. Mold flush, protrusions or gate burrs shall not exceed
0.15 mm per dimension E1 does not include interlead flash
or protrusion, interlead flash or protrusion shall not exceed
0.15 mm per side.
3. Dimensions D and E1 are determined at the outmost extremes
of the plastic body exclusive of mold flash, the bar burrs, gate
burrs and interlead flash, but including any mismatch between
the top and the bottom of the plastic body.
4. Datums A, B and D to be determined 0.10 mm from the lead tip.
5. Terminal numbers are shown for reference only.
6. These dimensions apply to the flat section of the lead between
0.08 mm and 0.15 mm from the lead tip.
DIM.
A
A1
b
c
D
E
E1
e
e1
L
L1
MILLIMETERS
MIN.
0.56
0
0.15
0.10
1.50
1.50
1.15
0.45
0.95
0.25
0.10
NOM.
0.58
0.02
0.22
0.14
1.60
1.60
1.20
0.50
1.00
0.35
0.20
MAX.
0.60
0.10
0.30
0.18
1.70
1.70
1.25
0.55
1.05
0.50
0.30
C14-0439-Rev. C, 11-Aug-14
DWG: 5880
Revision: 11-Aug-14
Document Number: 71612
1
For technical questions, contact:
analogswitchtechsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
