Datasheet> 器件分类 > 存储> IS61QDP2B42M36A-400M3L

IS61QDP2B42M36A-400M3L: 产品描述SRAM 72Mb 2Mx36 400Mhz QUADP Sync SRAM; 产品类别存储; 文件大小648KB，共33页; 制造商ISSI(芯成半导体); 官网地址http://www.issi.com/

下载文档详细参数全文预览

IS61QDP2B42M36A-400M3L在线购买

供应商	器件名称	价格	最低购买	库存
	IS61QDP2B42M36A-400M3L	-	-	点击查看	点击购买

IS61QDP2B42M36A-400M3L概述

SRAM 72Mb 2Mx36 400Mhz QUADP Sync SRAM

IS61QDP2B42M36A-400M3L规格参数

参数名称	属性值
Product Attribute	Attribute Value
制造商 Manufacturer	ISSI(芯成半导体)
产品种类 Product Category	SRAM
RoHS	Details
Memory Size	72 Mbit
Organization	2 M x 36
Maximum Clock Frequency	400 MHz
接口类型 Interface Type	Parallel
电源电压-最大 Supply Voltage - Max	1.9 V
电源电压-最小 Supply Voltage - Min	1.7 V
Supply Current - Max	1200 mA
最小工作温度 Minimum Operating Temperature	0 C
最大工作温度 Maximum Operating Temperature	+ 70 C
安装风格 Mounting Style	SMD/SMT
封装 / 箱体 Package / Case	FBGA-165
系列 Packaging	Tray
Memory Type	QuadP
Moisture Sensitive	Yes
NumOfPackaging	1
工厂包装数量 Factory Pack Quantity	105

文档预览

下载PDF文档

全文
预览

IS61QDP2B44M18A/A1/A2

IS61QDP2B42M36A/A1/A2

4Mx18, 2Mx36

72Mb QUADP (Burst 4) SYNCHRONOUS SRAM

(2.0 Cycle Read Latency)

FEATURES



2Mx36 and 4Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data

valid window.

Separate independent read and write ports with

concurrent read and write operations.

Synchronous pipeline read with late write operation.

Double Data Rate (DDR) interface for read and

write input ports.

2.0 cycle read latency.

Fixed 4-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data Valid Pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output interface.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package:

13mmx15mm and 15mmx17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

ODT (On Die Termination) feature is supported

optionally on data input, K/K#, and BW

The end of top mark (A/A1/A2) is to define options.

IS61QDP2B42M36A : Don’t care ODT function

and pin connection

IS61QDP2B42M36A1 : Option1

IS61QDP2B42M36A2 : Option2

Refer to more detail description at page 6 for each

ODT option.

DECEMBER 2014

DESCRIPTION

The 72Mb IS61QDP2B42M36A/A1/A2 and

IS61QDP2B42M36A/A1/A2 are synchronous, high-

performance CMOS static random access memory (SRAM)

devices. These SRAMs have separate I/Os, eliminating the

need for high-speed bus turnaround. The rising edge of K

clock initiates the read/write operation, and all internal

operations are self-timed. Refer to the

Timing Reference

Diagram for Truth Table

for a description of the basic

operations of these QUADP (Burst of 4) SRAMs. Read and

write addresses are registered on alternating rising edges of

the K clock. Reads and writes are performed in double data

rate.

The following are registered internally on the rising edge of

the K clock:



Read/write address



Read enable



Write enable



Byte writes for burst addresses 1 and 3



Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K#

clock:



Byte writes for burst addresses 2 and 4



Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after

the write address. The first data-in burst is clocked one cycle

later than the write command signal, and the second burst is

timed to the following rising edge of the K# clock. Two full

clock cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first

and third bursts are updated from output registers of the third

and fourth rising edges of the K clock (starting 2.0 cycles

later after read command). The data-outs from the second

and fourth bursts are updated with the third and fourth rising

edges of the K# clock where the read command receives at

the first rising edge of K. Two full clock cycles are required to

complete a read operation.

The device is operated with a single +1.8V power supply

and is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C

09/20/2014

IS61QDP2B44M18A/A1/A2

IS61QDP2B42M36A/A1/A2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.

These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the

synchronous data outputs and can be used as a data valid indication. These signals are free running

clocks and do not stop when Q tri-states.

DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in one read latency mode when the DLL is turned off. In this mode, the

device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective CQ and CQ#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating

Conditions for range.

Ground of the device

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this

ball to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance

mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 input pins for JTAG.

IEEE1149.1 output pins for JTAG.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

Input

QVLD

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

Input

reference

Power

Ground

REF

DDQ

Input

TMS, TDI,

TCK

TDO

ODT

Input

Output

N/A

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C

09/20/2014

IS61QDP2B44M18A/A1/A2

IS61QDP2B42M36A/A1/A2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM

maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω at V

DDQ

=1.5V. The RQ resistor should be placed less than two inches

away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ should not be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. During power-up, the driver impedance is in the middle of allowable impedances

values. The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Locked Loop (DLL)

Delay Locked Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to

enhance the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match

the clock frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with one cycle latency and a longer access time which is known in DDR-I or legacy

QUAD mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C

09/20/2014

推荐资源

论坛活动获得了一个神器，谢谢！: 本帖最后由 54chenjq 于 2016-12-3 16:38 编辑 269985多功能手电筒，蓝牙音箱。 ...; 54chenjq 聊聊、笑笑、闹闹

分享I2C的资料: 感谢xiaoxif提供的I2C总线规范原文感谢仙猫的帮助感谢大家的关注...; LSJ 单片机

PCB设计基本工艺要求: PCB设计基本工艺要求...; wang7588038 PCB设计

电动口罩解决方案: 本帖最后由 qwqwqw2088 于 2020-4-14 17:10 编辑电动口罩类似新风系统，内部有一个风扇吸入外界空气，而外界空气会经过滤芯过滤后进入内部，用来解决长时间佩戴口罩的憋闷问题。同时， ......; qwqwqw2088 模拟与混合信号

【工程源码】基于FPGA的以太网设计教程和程序源码: 附件为AC620上以太网接口的设计文档教程和源码包，注意：qar为Quartus软件自己的压缩格式，在安装有Quartus软件的电脑上双击即可打开但是必须保证文件所在路径没有中文。 attach://45817 ......; 小梅哥 FPGA/CPLD

51时钟设计: ...; 洪瞳先生 51单片机

家用医疗电子设备设计指南

　　美国食品与药物管理局(FDA)指出：在医疗设备产业中，家庭卫生保健是发展最快的领域。受到人类平均寿命延长，慢性病患者越来越多以及保健成本越来越高等原因的推动，越来越多更“智能”、“友好”的医疗设备正在进入家庭消费市场。　　这些医疗保健产品包括：血糖仪、数字血压计、血气分析仪、数字脉搏和心率监视器、数字温度计、怀孕测试仪、透皮给药系统、透析系统和氧浓缩器等。其中许多仪器可以用无线方式通过互...[详细]
高频RFID与超高频RFID的技术应用比较

随着以Gen2为代表的超高频技术正式成为ISO 18000-6C标准，RFID技术在托盘和货箱上的应用日趋成熟，RFID标签用于单品识别提上日程，在下一个里程碑上是超高频还是高频，引起了全球RFID业界的广泛关注。高频与超高频高频RFID标签典型工作频率为13.56MHz，一般以无源为主，标签与阅读器进行数据交换时，标签必须位于阅读器天线辐射的近场区内。高频标签的阅读距离一般情况下小于1...[详细]
超高频RFID与其他无线网络的电磁兼容性研究

　　无线射频识别(RFID)技术是一种非接触式的自动识别技术，它通过射频信号从目标对象读写相关数据实现自动识别。RFID基本系统由标签、阅读器以及读写器天线3部分组成。　　RFID技术利用射频信号作为信息传输中介实现远距离信息获取，通过高数据速率实现对高速运动物体的识别，并可同时识别多个标签。正由于RFID技术的诸多优点，它在物流管理、公共安全、仓储管理、门禁防伪等方面的应用迅速展开，国际上...[详细]
CSR公开展示手机蓝牙低功耗技术

　　无线技术提供商CSR公司日前在全球公开展示了手机采用CSR BlueCore7芯片的蓝牙低功耗技术。此次在旧金山召开的蓝牙技术联盟医疗工作组会议上展示了一套体重计和一个温度传感器，它们通过蓝牙低功耗技术与手机相联接。这是迈向建立标准化低功耗无线技术方向的重要一步，并强化了CSR推动蓝牙低功耗产品开发的承诺，特别是针对医疗领域的各种应用。蓝牙技术联盟有望于2009年一季度最终采用蓝牙低功耗技术...[详细]
研诺的新型高集成电源管理芯片AAT2603

2008 年 7 月 9 日，研诺逻辑科技有限公司宣布推出编号为 AAT2603 的芯片，这是一款新型高度集成的电源管理芯片，专门针对移动全球定位设备 (GPS) 、便携式多媒体播放器（ PMP ）以及其它以单节锂离子电池供电的手持移动系统而设计。这款芯片在小型 4x4-mm TDFN 封装内集成了 6 种电源功能，包括两个降压转换器和 4 个 LDO ，每个都带有独立控制管脚，因此可提供设...[详细]
GE和Centrak发布病床级实时定位系统

　　GE医疗技术公司与宾州Newton 的CenTrak公司合作，宣布开发成功新的RFID技术可以把房间或者场地进行分割，建立所谓RFID "虚拟墙"。　　新开发的技术是为了适合医院跟踪移动医疗器械的需要，医院希望有RFID标签医疗器械的定位准确度能够达到房间的每一个部分。这种亚房间级的识别能力对医院的某些区域十分重要，因为它可以大大提高RFID的房间级定位准确性。　　这种新技术称作 A...[详细]
前端IC决定超声系统整体性能

　　超声系统是目前广泛使用的最精密复杂的信号处理仪器之一。像任何复杂的仪器一样，由于性能、物理和成本要求的原因，实现时要做出许多权衡。掌握一些系统级的知识对于充分了解所要求前端IC的功能和性能水平是很必要的，尤其是低噪声放大器(LNA)、时间增益补偿放大器(TGC，一种可变增益放大器)和模数转换器(ADC)。这些模拟信号处理IC是决定系统整体性能的关键因素。前端IC的特性规定了系统性能的限度，一...[详细]
基于逻辑分析内核的FPGA电路内调试技术

　　随着FPGA融入越来越多的能力，对有效调试工具的需求将变得至关重要。对内部可视能力的事前周密计划将能使研制组采用正确的调试战略，以更快完成他们的设计任务。　　“我知道我的设计中存在一个问题，但我没有很快找到问题所需要的内部可视能力。”由于缺乏足够的内部可视能力，调试FPGA基系统可能会受挫。使用通常包含整个系统的较大FPGA时，调试的可视能力成为很大的问题。为获得内部可视能力，设计工程师必...[详细]
B超原理简介

　　首先让我们谈谈什么是超声波,大家知道人耳能听到的声音频率为20Hz----20KHz,低于20Hz的声波为次声波,人耳是听不到的,高于20KHz的声波为超声波,人耳也是听不见的。超声波之所以被广泛用于医疗领域是因为他有许多奇妙的特点： 1.由于超声波频率高、波长短,他可以像光那样沿直线传播,使得我们有可能向某已确定方向上发射超声波,2.声波是纵波,可以顺利地在人体组织里传播。3. 超声波遇...[详细]
个人医疗设备系统解决方案

　　试着想象　　肾上腺素在撞击着您身体的每一个部位，心跳开始加速，感觉兴奋不已。在刚才的跑步训练中，您取得了一个最好成绩。当您结束训练并锁定练习计时器之后，可以将得到的数据上传提交给您的教练。　　但在此之前，您应该首先去看望您的父亲。他住在这个国家的另一端，而且经常不记得服用降压药。然后，您还要将葡萄糖测量结果发送给您的糖尿病主治医生。虽然夜深了，但是您还要花几分钟时间来浏览和上传这...[详细]
纳米生物传感器的研制初露曙光

　　由于微小生物电子传感器的问世，现在医生很快就会通过复制或改善人类嗅觉系统的方式，用气味来诊断各种疾病的早期症状。这项新的跨学科技术是由欧盟委员会未来科技部“信息社会科技项目”出资，经西班牙、法国和意大利科学家共同开发测试，最终在天然嗅觉器官的基础上产生出“电子鼻子”。这种“电子鼻子”不仅可以应用于医疗保健行业，还能应用于农业、工业、环保和安全等领域。 “电子鼻子”工程协调员...[详细]
Intersil新的降压型稳压器ISL801×

2008 年 07 月 11 日， Intersil 公司宣布推出 ISL8012 、 ISL8013 和 ISL8014 三款单片同步降压型 DC/DC 稳压器。该系列器件可以为消费、计算机、工业及仪器等各种应用提供紧凑而有效的电源解决方案。 ISL8012/13/14 可执行高效率的 DC/DC 控制和转...[详细]
美国晶像推出全新InstaPort加快HDMI切换

2008 年 7 月 15 日美国晶像宣布推出全新的 InstaPort™ 技术，旨在提高 HDMI 数字电视 (DTV) 的智能性，进而缩短切换滞后时间。与此同时，该公司还推出了 Silicon Image SiI9285 、 SiI9287 、 SiI9251 与 SiI9261 等一系列配套使用的端口处理器，以及全...[详细]
召回植入医疗器械厂家要为患者出费用

　　《医疗器械召回管理办法》征求意见稿发布——记者从药监局了解到，关于《医疗器械召回管理办法》的征求意见稿已完成，其召回将根据安全隐患程度分为三级。　　同时，对于植入性医疗器械，生产企业要承担应召回或者更换该医疗器械而产生的费用。国家药监局表示，对征求意见稿中的内容有意见的企业、个人，可以在3月31日前将意见反馈至该局政策法规司法规处。 ...[详细]
3-D存储器芯片堆栈标准化有望替代DDR内存

　　由3D-IC联盟发起的存储器互连标准（IMIS，IntimateMemoryInterconnectStandard）最近宣布其用于3-D堆栈存储器芯片的官方标准。　　该联盟的发起成员TezzaronSemiconductorCorp.(Naperville,Ill.)和Ziptronix,Inc.(Morrisville,N.C.)已着手开发采用IMIS端口的存储器芯片，预期将在200...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多