74ABT374 — Octal D-Type Flip-Flop with 3-STATE Outputs
December 2007
74ABT374
Octal D-Type Flip-Flop with 3-STATE Outputs
Features
■
Edge-triggered D-type inputs
■
Buffered positive edge-triggered clock
■
3-STATE outputs for bus-oriented applications
■
Output sink capability of 64mA, source capability of
■
■
■
■
■
■
■
General Description
The ABT374 is an octal D-type flip-flop featuring sepa-
rate D-type inputs for each flip-flop and 3-STATE outputs
for bus-oriented applications. A buffered Clock (CP) and
Output Enable (OE) are common to all flip-flops.
32mA
Guaranteed output skew
Guaranteed multiple output switching specifications
Output switching specified for both 50pF and 250pF
loads
Guaranteed simultaneous switching, noise level and
dynamic threshold performance
Guaranteed latchup protection
High-impedance, glitch-free bus loading during entire
power up and power down cycle
Nondestructive, hot-insertion capability
Ordering Information
Order Number
74ABT374CSC
74ABT374CSJ
74ABT374CMSA
74ABT374CMTC
Package
Number
M20B
M20D
MSA20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013,
0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150,
5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC
MO-153, 4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
©1992 Fairchild Semiconductor Corporation
74ABT374 Rev. 1.5.0
www.fairchildsemi.com
74ABT374 — Octal D-Type Flip-Flop with 3-STATE Outputs
Connection Diagram
Pin Descriptions
Pin Names
D
0
–D
7
CP
OE
O
0
–O
7
Data Inputs
Clock Pulse Input (Active Rising Edge)
3-STATE Output Enable Input
(Active LOW)
3-STATE Outputs
Description
Functional Description
The ABT374 consists of eight edge-triggered flip-flops
with individual D-type inputs and 3-STATE true outputs.
The buffered clock and buffered Output Enable are com-
mon to all flip-flops. The eight flip-flops will store the
state of their individual D inputs that meet the setup and
hold time requirements on the LOW-to-HIGH Clock (CP)
transition. With the Output Enable (OE) LOW, the con-
tents of the eight flip-flops are available at the outputs.
When OE is HIGH, the outputs are in a high impedance
state. Operation of the OE input does not affect the state
of the flip-flops.
Function Table
Inputs
OE CP D
H
H
H
H
L
L
L
L
H
H
H
H
L
H
L
H
L
H
L
H
Internal Outputs
Q
NC
NC
L
H
L
H
NC
NC
O
Z
Z
Z
Z
L
H
NC
NC
Function
Hold
Hold
Load
Load
Data Available
Data Available
No Change in
Data
No Change in
Data
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
Z
=
High Impedance
=
LOW-to-HIGH Transition
NC
=
No Change
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to
estimate propagation delays.
©1992 Fairchild Semiconductor Corporation
74ABT374 Rev. 1.5.0
www.fairchildsemi.com
2
74ABT374 — Octal D-Type Flip-Flop with 3-STATE Outputs
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
T
STG
T
A
T
J
V
CC
V
IN
I
IN
V
O
Storage Temperature
Parameter
Ambient Temperature Under Bias
Junction Temperature Under Bias
V
CC
Pin Potential to Ground Pin
Input Voltage
(1)
Input Current
(1)
Voltage Applied to Any Output
Disabled or Power-Off State
HIGH State
Current Applied to Output in LOW State (Max.)
DC Latchup Source Current Across Common Operating Range
OE Pin
Other Pins
Over Voltage Latchup (I/O)
Rating
–65°C to +150°C
–55°C to +125°C
–55°C to +150°C
–0.5V to +7.0V
–0.5V to +7.0V
–30mA to +5.0mA
–0.5V to 5.5V
–0.5V to V
CC
twice the rated I
OL
(mA)
–150mA
–500mA
10V
Note:
1. Either voltage limit or current limit is sufficient to protect inputs.
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
T
A
V
CC
∆
V /
∆
t
Supply Voltage
Minimum Input Edge Rate
Data Input
Enable Input
Clock Input
Parameter
Free Air Ambient Temperature
Rating
–40°C to +85°C
+4.5V to +5.5V
50mV/ns
20mV/ns
100mV/ns
©1992 Fairchild Semiconductor Corporation
74ABT374 Rev. 1.5.0
www.fairchildsemi.com
3
74ABT374 — Octal D-Type Flip-Flop with 3-STATE Outputs
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
IL
V
ID
I
OZH
I
OZL
I
OS
I
CEX
I
ZZ
I
CCH
I
CCL
I
CCZ
I
CCT
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Current
Input HIGH Current Breakdown
Test
Input LOW Current
Input Leakage Test
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
Output HIGH Leakage Current
Bus Drainage Test
Power Supply Current
Power Supply Current
Power Supply Current
Additional
I
CC
/Input
Outputs Enabled
Outputs 3-STATE
Outputs 3-STATE
V
CC
Conditions
Recognized HIGH Signal
Recognized LOW Signal
Min.
2.0
Typ.
Max. Units
V
0.8
–1.2
V
V
V
0.55
1
1
7
–1
–1
µA
µA
V
10
–10
µA
µA
mA
µA
µA
µA
mA
µA
mA
mA
mA
mA/
MHz
V
µA
Min.
Min.
Min.
Max.
Max.
Max.
0.0
I
IN
=
–18mA
I
OH
=
–3mA
I
OH
=
–32mA
I
OL
=
64mA
V
IN
=
2.7V
(3)
V
IN
=
V
CC
V
IN
=
7.0V
V
IN
=
0.5V
(3)
V
IN
=
0.0V
I
ID
=
1.9µA, All Other Pins
Grounded
4.75
2.5
2.0
0–5.5V V
OUT
=
2.7V, OE
=
2.0V
0–5.5V V
OUT
=
0.5V, OE
=
2.0V
Max.
Max.
0.0
Max.
Max.
Max.
Max.
V
OUT
=
0.0V
V
OUT
=
V
CC
V
OUT
=
5.5V, All Others V
CC
or
GND
All Outputs HIGH
All Outputs LOW
OE
=
V
CC
, All Others at V
CC
or GND
V
I
=
V
CC
– 2.1V
Enable Input V
I
=
V
CC
– 2.1V
Data Input V
I
=
V
CC
– 2.1V,
All Others at V
CC
or GND
Max.
Outputs OPEN, OE
=
GND
(2)
,
One-Bit Toggling,
50% Duty Cycle
–100
–275
50
100
50
30
50
2.5
2.5
2.5
0.30
I
CCD
Dynamic I
CC
No Load
(4)
Notes:
2. For 8-bit toggling, I
CCD
<
0.8mA/MHz.
3. Guaranteed, but not tested.
©1992 Fairchild Semiconductor Corporation
74ABT374 Rev. 1.5.0
www.fairchildsemi.com
4
74ABT374 — Octal D-Type Flip-Flop with 3-STATE Outputs
DC Electrical Characteristics
SOIC package.
Symbol
V
OLP
V
OLV
V
OHV
V
IHD
V
ILD
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum HIGH Level Dynamic Output
Voltage
Minimum HIGH Level Dynamic Input
Voltage
Maximum LOW Level Dynamic Input
Voltage
V
CC
5.0
5.0
5.0
5.0
5.0
Conditions
C
L
=
50pF,
R
L
=
500Ω
T
A
=
25°C
(4)
T
A
=
25°C
(4)
T
A
=
25°C
(5)
T
A
=
25°C
(6)
T
A
=
25°C
(6)
Min.
–1.3
2.5
2.0
Typ.
0.5
–0.9
3.0
1.6
1.3
Max. Units
0.8
V
V
V
V
0.8
V
Notes:
4. Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not
tested.
5. Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not
tested.
6. Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold
(V
ILD
), 0V to threshold (V
IHD
). Guaranteed, but not tested.
AC Electrical Characteristics
SOIC and SSOP package.
T
A
=
+25°C,
V
CC
=
+5V,
C
L
=
50pF
Symbol
f
MAX
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Output Disable Time
T
A
=
–55°C to +125°C, T
A
=
–40°C to +85°C,
V
CC
=
4.5V to 5.5V,
V
CC
=
4.5V to 5.5V,
C
L
=
50pF
C
L
=
50pF
Min.
150
Parameter
Maximum Clock
Frequency
Propagation Delay
CP to O
n
Output Enable Time
Min.
150
2.0
2.0
1.5
1.5
1.5
1.5
Typ.
200
3.2
3.3
3.1
3.1
3.6
3.4
Max.
Max.
Min.
150
Max.
Units
MHz
5.0
5.0
5.3
5.3
5.4
5.4
1.4
2.0
0.8
1.5
1.3
1.0
6.6
7.6
5.7
7.2
7.2
7.0
2.0
2.0
1.5
1.5
1.5
1.5
5.0
5.0
5.3
5.3
5.4
5.4
ns
ns
ns
©1992 Fairchild Semiconductor Corporation
74ABT374 Rev. 1.5.0
www.fairchildsemi.com
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
