Datasheet> 器件分类 > 半导体> 嵌入式处理器和控制器> CM8063701211800S-R0PM

CM8063701211800S-R0PM: 产品描述CPU - Central Processing Units Core i5-3570K Quad CR 3.4GHz FCLGA1155; 产品类别半导体嵌入式处理器和控制器; 文件大小779KB，共113页; 制造商Intel(英特尔); 官网地址http://www.intel.com/

下载文档详细参数全文预览

CM8063701211800S-R0PM在线购买

供应商	器件名称	价格	最低购买	库存
	CM8063701211800S-R0PM	-	-	点击查看	点击购买

CM8063701211800S-R0PM概述

CPU - Central Processing Units Core i5-3570K Quad CR 3.4GHz FCLGA1155

CM8063701211800S-R0PM规格参数

参数名称	属性值
Product Attribute	Attribute Value
制造商 Manufacturer	Intel(英特尔)
产品种类 Product Category	CPU - Central Processing Units
RoHS	Details
产品 Product	Desktop Processors
封装 / 箱体 Package / Case	FCLGA-1155
Family	Intel Core i5
Core	Intel Core i5
Code Name	Ivy Bridge
Processor Series	i5-3570K
Embedded Options	Non-Embedded
Number of Cores	4 Core
TDP - Max	77 W
Maximum Clock Frequency	3.4 GHz
Data Bus Width	64 bit
Memory Size	32 GB
Memory Type	DDR3-1333/1600
System Bus Type	DMI
System Bus Speed	5 GT/s
Cache Memory	6 MB
最大工作温度 Maximum Operating Temperature	+ 67.4 C
系列 Packaging	Tray
Package / Case Size	37.5 mm x 37.5 mm
安装风格 Mounting Style	SMD/SMT
CPU Configuration - Max	1 Configuration
ECC Memory Supported	Non-Supported
Intel Hyper-Threading Technology	Without HT Technology
Intel Virtualization Technology - VT	With VT
Lithography - Process Technology	22 nm
Number of Displays Supported	3 Display
Number of Memory Channels	2 Channel
Number of PCI Express Lanes	16 Lane
Number of Threads	4 Thread
PCIe Configurations	1x16/2x8/1x8 + 2x4
PCIe Revision	Revision 3.0
工厂包装数量 Factory Pack Quantity	1
Turbo Frequency - Max	3.8 GHz

文档预览

下载PDF文档

全文
预览

Desktop 3rd Generation Intel

Core™ Processor Family, Desktop

Intel

Pentium

Processor Family,

and Desktop Intel

Celeron

Processor Family

Datasheet – Volume 1 of 2

November 2013

Document Number: 326764-008

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,

BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS

PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER

AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING

LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY

PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal

injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU

SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS,

OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE

ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH

ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS

NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the

absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future

definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The

information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to

deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained

by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm.

No computer system can provide absolute security under all conditions. Intel

Trusted Execution Technology (Intel

TXT) requires

a computer system with Intel

Virtualization Technology, an Intel TXT-enabled processor, chipset, BIOS, Authenticated Code

Modules and an Intel TXT-compatible measured launched environment (MLE). The MLE could consist of a virtual machine monitor,

an OS or an application. In addition, Intel TXT requires the system to contain a TPM v1.2, as defined by the Trusted Computing

Group and specific software for some uses. For more information, see

http://www.intel.com/technology/security/

Intel

Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor

(VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary

depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible

with all operating systems. Please check with your application vendor.

Intel

Active Management Technology requires the computer system to have an Intel(R) AMT-enabled chipset, network hardware

and software, as well as connection with a power source and a corporate network connection. Setup requires configuration by the

purchaser and may require scripting with the management console or further integration into existing security frameworks to

enable certain functionality. It may also require modifications of implementation of new business processes. With regard to

notebooks, Intel AMT may not be available or certain capabilities may be limited over a host OS-based VPN or when connecting

wirelessly, on battery power, sleeping, hibernating or powered off. For more information, see

http://www.intel.com/technology/

platform-technology/intel-amt/

Hyper-Threading Technology requires a computer system with a processor supporting HT Technology and an HT Technology-

enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For

more information including details on which processors support HT Technology, see

http://www.intel.com/info/hyperthreading.

“Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost

Technology performance varies depending on hardware, software and overall system configuration. Check with your PC

manufacturer on whether your system delivers Intel Turbo Boost Technology.For more information, see

http://www.intel.com/

technology/turboboost.”

Enhanced Intel SpeedStep

Technology See the

Processor Spec Finder

or contact your Intel representative for more information.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family,

not across different processor families. See

www.intel.com/products/processor_number for details.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device

drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software

configurations. Consult with your system vendor for more information.

Intel, Pentium, Celeron, Intel Core, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Datasheet, Volume 1



Contents

Introduction

.............................................................................................................. 9

1.1

Processor Feature Details ................................................................................... 11

1.1.1 Supported Technologies .......................................................................... 11

1.2

Interfaces ........................................................................................................ 11

1.2.1 System Memory Support ......................................................................... 11

1.2.2 PCI Express* ......................................................................................... 12

1.2.3 Direct Media Interface (DMI).................................................................... 14

1.2.4 Platform Environment Control Interface (PECI) ........................................... 14

1.2.5 Processor Graphics ................................................................................. 14

1.2.6 Intel

Flexible Display Interface (Intel

FDI) ............................................. 15

1.3

Power Management Support ............................................................................... 15

1.3.1 Processor Core....................................................................................... 15

1.3.2 System ................................................................................................. 15

1.3.3 Memory Controller.................................................................................. 15

1.3.4 PCI Express* ......................................................................................... 16

1.3.5 Direct Media Interface (DMI).................................................................... 16

1.3.6 Processor Graphics Controller (GT) ........................................................... 16

1.3.7 Thermal Management Support ................................................................. 16

1.4

Processor SKU Definitions................................................................................... 16

1.5

Package ........................................................................................................... 17

1.6

Processor Compatibility ...................................................................................... 18

1.7

Terminology ..................................................................................................... 19

1.8

Related Documents ........................................................................................... 22

Interfaces................................................................................................................

2.1

System Memory Interface .................................................................................. 23

2.1.1 System Memory Technology Supported ..................................................... 23

2.1.2 System Memory Timing Support............................................................... 24

2.1.3 System Memory Organization Modes......................................................... 25

2.1.3.1 Single-Channel Mode................................................................. 25

2.1.3.2 Dual-Channel Mode – Intel

Flex Memory Technology Mode ........... 25

2.1.4 Rules for Populating Memory Slots ............................................................ 26

2.1.5 Technology Enhancements of Intel

Fast Memory Access (Intel

FMA).......... 27

2.1.5.1 Just-in-Time Command Scheduling.............................................. 27

2.1.5.2 Command Overlap .................................................................... 27

2.1.5.3 Out-of-Order Scheduling ............................................................ 27

2.1.6 Data Scrambling .................................................................................... 27

2.1.7 DDR3 Reference Voltage Generation ......................................................... 27

2.2

PCI Express* Interface....................................................................................... 28

2.2.1 PCI Express* Architecture ....................................................................... 28

2.2.1.1 Transaction Layer ..................................................................... 29

2.2.1.2 Data Link Layer ........................................................................ 29

2.2.1.3 Physical Layer .......................................................................... 29

2.2.2 PCI Express* Configuration Mechanism ..................................................... 30

2.2.3 PCI Express* Port................................................................................... 31

2.2.3.1 PCI Express* Lanes Connection .................................................. 31

2.3

Direct Media Interface (DMI)............................................................................... 32

2.3.1 DMI Error Flow....................................................................................... 32

2.3.2 Processor / PCH Compatibility Assumptions................................................ 32

2.3.3 DMI Link Down ...................................................................................... 32

2.4

Processor Graphics Controller (GT) ...................................................................... 33

Datasheet, Volume 1

2.5

2.6

3D and Video Engines for Graphics Processing ............................................33

2.4.1.1 3D Engine Execution Units ..........................................................33

2.4.1.2 3D Pipeline ...............................................................................34

2.4.1.3 Video Engine ............................................................................34

2.4.1.4 2D Engine ................................................................................35

2.4.2 Processor Graphics Display ......................................................................36

2.4.2.1 Display Planes ..........................................................................36

2.4.2.2 Display Pipes ............................................................................37

2.4.2.3 Display Ports ............................................................................37

2.4.3 Intel

Flexible Display Interface (Intel

FDI) .............................................37

2.4.4 Multi Graphics Controllers Multi-Monitor Support .........................................37

Platform Environment Control Interface (PECI) ......................................................38

Interface Clocking..............................................................................................38

2.6.1 Internal Clocking Requirements ................................................................38

2.4.1

Technologies............................................................................................................39

3.1

Intel

Virtualization Technology (Intel

VT) ..........................................................39

3.1.1 Intel

Virtualization Technology (Intel

VT) for

IA-32, Intel

64 and Intel

Architecture



(Intel

VT-x) Objectives ..........................................................................39

3.1.2 Intel

Virtualization Technology (Intel

VT) for

IA-32, Intel

64 and Intel

Architecture



(Intel

VT-x) Features ............................................................................40

3.1.3 Intel

Virtualization Technology (Intel

VT) for Directed

I/O (Intel

VT-d) Objectives ....................................................................40

3.1.4 Intel

Virtualization Technology (Intel

VT) for Directed

I/O (Intel

VT-d) Features.......................................................................41

3.1.5 Intel

Virtualization Technology (Intel

VT) for Directed

I/O (Intel

VT-d) Features Not Supported..................................................41

3.2

Intel

Trusted Execution Technology (Intel

TXT) .................................................42

3.3

Intel

Hyper-Threading Technology (Intel

HT Technology) ....................................42

3.4

Intel

Turbo Boost Technology ............................................................................43

3.4.1 Intel

Turbo Boost Technology Frequency..................................................43

3.4.2 Intel

Turbo Boost Technology Graphics Frequency.....................................43

3.5

Intel

Advanced Vector Extensions (Intel

AVX)....................................................44

3.6

Security and Cryptography Technologies...............................................................44

3.6.1 Intel

Advanced Encryption Standard New Instructions (Intel

AES-NI) ........44

3.6.2 PCLMULQDQ Instruction ..........................................................................44

3.6.3 RDRAND Instruction ................................................................................45

3.7

Intel

64 Architecture x2APIC .............................................................................45

3.8

Supervisor Mode Execution Protection (SMEP) .......................................................46

3.9

Power Aware Interrupt Routing (PAIR)..................................................................46

Power Management

.................................................................................................47

4.1

Advanced Configuration and Power Interface

(ACPI) States Supported.....................................................................................48

4.1.1 System States........................................................................................48

4.1.2 Processor Core / Package Idle States.........................................................48

4.1.3 Integrated Memory Controller States .........................................................48

4.1.4 PCI Express* Link States .........................................................................49

4.1.5 Direct Media Interface (DMI) States ..........................................................49

4.1.6 Processor Graphics Controller States .........................................................49

4.1.7 Interface State Combinations ...................................................................49

4.2

Processor Core Power Management ......................................................................50

4.2.1 Enhanced Intel

SpeedStep

Technology ..................................................50

4.2.2 Low-Power Idle States.............................................................................50

4.2.3 Requesting Low-Power Idle States ............................................................52

Datasheet, Volume 1



4.3

4.4

4.5

4.6

4.7

Core C-states ........................................................................................ 52

4.2.4.1 Core C0 State........................................................................... 52

4.2.4.2 Core C1 / C1E State .................................................................. 53

4.2.4.3 Core C3 State........................................................................... 53

4.2.4.4 Core C6 State........................................................................... 53

4.2.4.5 C-State Auto-Demotion ............................................................. 53

4.2.5 Package C-States ................................................................................... 54

4.2.5.1 Package C0 .............................................................................. 55

4.2.5.2 Package C1/C1E ....................................................................... 55

4.2.5.3 Package C3 State...................................................................... 56

4.2.5.4 Package C6 State...................................................................... 56

Integrated Memory Controller (IMC) Power Management ........................................ 56

4.3.1 Disabling Unused System Memory Outputs ................................................ 56

4.3.2 DRAM Power Management and Initialization ............................................... 57

4.3.2.1 Initialization Role of CKE ............................................................ 58

4.3.2.2 Conditional Self-Refresh ............................................................ 58

4.3.2.3 Dynamic Power Down Operation ................................................. 59

4.3.2.4 DRAM I/O Power Management .................................................... 59

4.3.3 DDR Electrical Power Gating (EPG) ........................................................... 59

PCI Express* Power Management ........................................................................ 60

DMI Power Management..................................................................................... 60

Graphics Power Management .............................................................................. 60

4.6.1 Intel

Rapid Memory Power Management (Intel

RMPM)



(also known as CxSR) ............................................................................. 60

4.6.2 Intel

Graphics Performance Modulation Technology (Intel

GPMT) .............. 60

4.6.3 Graphics Render C-State ......................................................................... 60

4.6.4 Intel

Smart 2D Display Technology (Intel

S2DDT) .................................. 61

4.6.5 Intel

Graphics Dynamic Frequency.......................................................... 61

Graphics Thermal Power Management .................................................................. 61

4.2.4

Thermal Management

.............................................................................................. 63

Signal Description

................................................................................................... 65

6.1

System Memory Interface Signals........................................................................ 66

6.2

Memory Reference and Compensation Signals ....................................................... 67

6.3

Reset and Miscellaneous Signals.......................................................................... 68

6.4

PCI Express*-based Interface Signals .................................................................. 69

6.5

Intel

Flexible Display (Intel

FDI) Interface Signals ............................................. 69

6.6

Direct Media Interface (DMI) Signals.................................................................... 70

6.7

Phase Lock Loop (PLL) Signals ............................................................................ 70

6.8

Test Access Points (TAP) Signals ......................................................................... 70

6.9

Error and Thermal Protection Signals ................................................................... 71

6.10 Power Sequencing Signals .................................................................................. 72

6.11 Processor Power Signals ..................................................................................... 73

6.12 Sense Signals ................................................................................................... 73

6.13 Ground and Non-Critical to Function (NCTF) Signals ............................................... 74

6.14 Processor Internal Pull-Up / Pull-Down Resistors.................................................... 74

Electrical Specifications

........................................................................................... 75

7.1

Power and Ground Lands.................................................................................... 75

7.2

Decoupling Guidelines ........................................................................................ 75

7.2.1 Voltage Rail Decoupling........................................................................... 75

7.3

Processor Clocking (BCLK[0], BCLK#[0]) .............................................................. 76

7.3.1 Phase Lock Loop (PLL) Power Supply......................................................... 76

7.4

VCC Voltage Identification (VID).......................................................................... 76

7.5

System Agent (SA) V

VID................................................................................ 80

7.6

Reserved or Unused Signals................................................................................ 80

Datasheet, Volume 1

推荐资源

关于一个DSP的设计问题: 我想用一个5416的DSP开发板来实现A/D转换等等,并且主要是实现信道解码的功能,使得接收来的电信号能够被移动设备通信接收获得信息,哪位达人能大概说下步骤和需要哪些元件,小弟初涉DSP,如能发到我 ......; 303475530 DSP 与 ARM 处理器

共享个LINUX资料: 这个视频教程讲的真不错。有需要的同志们可以看看啊。http://115.com/file/dpzmkz2q# ARM嵌入式Linux系统开发详解.part1.rarhttp://115.com/file/dpzmkic1# ARM嵌入式Linux系统开发详解.part2.r ......; lonerzf 编程基础

同步整流 buck变换器求助。: 最近在实验室做实验遇到一问题，电路拓扑为同步buck电路，采用IR2110作为驱动IC,STM32输出互补PWM波，自己画的原理图和PCB，在调试的时候IR2110模块和stm32模块都完好，当给IR2110上电并给入stm ......; warchiefl 模拟与混合信号

一些闲置的开发板,M3,M0,STM8都有,还送很多电子料: 一块全新的新唐M0516开发板, M0内核. Flash 16KB、SRAM 4 K 一块STM32F103RBT6 核心板板上带MCU ，IO口已经全部引出来了一块STM32F103RCT6核心板板上带MCU ，板上有些元件没有焊，有原理图 ......; fesns 淘e淘

EEWORLD社区版主公开招募ing: 为共同建设一个技术讨论氛围浓厚、乐于分享的家园，诚邀广大朋友加入。作为版主的必要条件：　　1、热情大过天，乐于为大家做一些事； 2、责任感：以搞活本板为己任； ......; EEWORLD社区为我们提建议&公告

找一块带MPEG解码的ARM开发板: 想找一块带MPEG解码的ARM开发板，2440放MPEG4，320*240还行，太再放大些，就太慢了。知道的请帮推荐一下，找了N家，都说没有。不知道为什么都不卖这板子？...; liuqinkkk ARM技术

基于SOPC技术的医用呼吸机主控系统

　　呼吸机是可以代替人的呼吸功能或辅助人的呼吸功能的仪器。它适用于呼吸衰竭、甚至停止呼吸的病人做人工呼吸之用。它能帮助病人纠正缺氧和排出二氧化碳，是挽救某些危重病人生命的重要工具。　　现有的呼吸机产品，其主控系统大多基于单片机来实现，对于功能强一些的产品就需要使用高端单片机，这样使得系统的成本比较高，而且外围的接口模块较多，结构复杂。使用SOPC(可编程片上系统)技术设计主控系统，可充分利用I...[详细]
DC/DC电源模块在医用传感器中的应用

　　一、引言　　目前，随着现代医疗器械的不断发展，特别是直接与人体相连接的电子仪器，除了对仪器本身性能的要求越来越高之外，对人体安全方面的考虑也越来越倍受关注，例如生命监护仪、母婴监护仪、婴儿保温仪等等一些与人体紧密接触的仪器，也就是说病人在使用仪器时不能因为使用的仪器而对人体造成有触电或其他方面的危险。　　二、心电检测电路的应用　　以下以普通型的心电检测电路为例做一简单介绍，如...[详细]
欧司朗推出发光二极管数据文件的互联网平台

2008年7月9日，欧司朗光电半导体率先推出发光二极管光线数据文件的互联网访问平台，是全球第一家提供该类互联网资源的 LED 制造商。这些光线文件不仅描述 LED 光线的发射模式，而且还包含发射点坐标、发射方向、光线强度和波长等信息。欧司朗的互联网信息资源涵盖包括红外发光二极管 (IRED) 在内的几乎所有 LED 产品组合。透过这平台，客户们不论白天或黑夜，随时都可以获取最新的数据，这无疑为他...[详细]
英特尔下周一将发布迅驰2平台

　　随着笔记本电脑出货量开始超过台式电脑的出货量，每一次推出新的笔记本电脑平台对于英特尔来说都是非常重要的。英特尔将在7月14日星期一推出迅驰2平台，这个产品原来的代号是“Montevina”。由于英特尔自己为这个平台制作的集成的图形卡出现了问题，迅驰2平台的推出比英特尔原来的计划晚了几个星期。　　事实上，采用英特尔自己的集成的图形卡的迅驰2笔记本电脑在下周一还不能上市。下周一上市的只有配置...[详细]
磁共振成像(MRI)

　　医疗成像正在取得显著进步。磁共振成像有助于检查患者体内的组织活动，可提供优质的软组织对比图像。ST提供从分立器件到32位数字处理器和存储器的广泛产品组合，帮助进一步加强磁共振成像应用。以下结构方块图可帮助您在众多推荐的适用产品中进行选择。 ...[详细]
可嵌入心电震发生器的电击系统方案

　　可嵌入心电震发生器（Implantable Cardivoerter Defibrillators-ICD）已通用几年了。ICD在连接到心脏的两个电极之间施加高压脉冲，它随时检测心脏纤维性颤动。此脉冲可高达800V，在几毫秒期间电流达几十安培。　　用电荷泵产生高电压并把它存储存一个大电容器上。通常，电击（脉冲）通过一个2相脉冲传送到心脏。图1示出2相电震发生器系统和产生所需双相脉冲的高压桥...[详细]
纳米医疗器械研发入快车道成开发重点

　　纳米银新涂料的开发成功将为各种医疗器械“穿上”一层具有有效抗菌作用的薄外衣，从而可大大降低病人在医院治疗期间被交叉感染的风险，节省治疗费用。　　纳米是一种长度单位（意即十亿分之一米）。纳米材料具有许多常规材料所没有的特性。迄今为止，纳米材料已在各工业领域里得到广泛的应用。医疗器械当然也不例外，“纳米医疗器械”业已成为21世纪国际医疗业新品的开发重点。　　所谓“纳米医疗器械”系指——利...[详细]
英飞凌推出集成MCU的单片UHF发射器

2008 年 7 月 24 日，英飞凌科技股份公司（ FSE/NYSE:IFX ）近日推出适用于无线控制应用的下一代高度集成化发射器集成电路。全新 SmartLEWIS ™ MCU PMA71xx 系列的所有型号，都装有一颗适用于 1GHz ISM 子频的 ASK/FSK 多频带发射器，以及通过特定的嵌入式混合信号外设增强...[详细]
Intel 走过30年 ——嵌入睿智尽现精彩

英特尔庆祝服务嵌入式计算市场 30 年，并推出嵌入式四核英特尔® 至强® 处理器。 2007 年 4 月 18 日，英特尔公司在 2007 年英特尔信息技术峰会（IDF）上，召开主题为“嵌入睿智尽现精彩”的庆祝活动，纪念其产品和技术在嵌入式计算市场走过的 30 年，并回顾其创新发展的辉煌历程。英特尔公司还宣布为进一步加强对中国市场的承诺，推出具有更长生命周期支持的四核英特尔® 至...[详细]
高质量实时网络视频黄金帧编解码器的实现

在某个层面上，On2 科技有限公司 (On2 Technologies) 的 TrueMotion VP7 技术实现这一目标的方式与其它视频编解码器几乎相同。它同样采用运动补偿来消除时间冗余，采用基于频率的模块变换来消除空间冗余，采用一个环路滤波器来处理模块变换的方块效应，并采用熵编码来消除统计相关性。不过，On2 的VP7技术却包含了多项使其与众不同、脱颖而出的创新性技术，而且这些技术目前...[详细]
ADI联手日立为高清电视推出无线视频集线器

Analog Devices, Inc.(ADI)近日宣布日立公司(Hitachi)在其最新的消费类无线传输集线器TP-WL700H中使用ADI公司的Advantiv高级电视解决方案IC，以提供高端的无线功能、灵活性和无缝高清(HD)连接。这款TP-WL700H集线器仅在日本市场供应，它是一款单机设备，专门用于为日立Wooo UT系列液晶电视提供无线高清娱乐内容。在日立公司最新的无线视频集线...[详细]
小芯片产生大功能苹果电脑将支持1080P

　　日前，有传闻表示苹果目前正对1080P高清播放市场虎视眈眈。该消息表示，苹果计划往自己的电脑产品里加入一块H.264芯片，加入该芯片后苹果的电脑将可以播放1080P高清内容。　　据称，H.264芯片来自日本NTT公司，由NTT与日本广播公司NHK合作开发。这块芯片不仅可以支持解码功能，更奇特的是它还支持译码功能，而且据称可以将1080P视频及音频流从之前的20MB每秒压缩到4MB每秒。 ...[详细]
2008二季度半导体库存较高，后续有望改善

　　多家重要的高科技企业公布了正面的第二季度业绩，显示2008年第二季度电子供应链整体过剩半导体库存水平没有上升。　　预计2008年第二季度符合正常的季节特点。根据已经公布业绩的企业情况判断，似乎整体业绩实际上符合正常的季节形态，有些企业的业绩还优于通常水平。虽然不确定的宏观经济环境令人担心企业营收会下降，但企业的营业收入都达到了预期水平。与2008年第一季度相比，预计过剩的供应链库存将保持...[详细]
大型场馆反恐应急反应体系建设

　　大型场馆反恐应急体系应该是一个综合的安防集成平台，除具有传统出入口控制、＊c丁V监控等安防系统外；还应包括核生化探测、“黑名单”比对、智能视频分析、爆炸物探测等多个子系统，所有这些子系统都连接在一个统一的应急平田上，以实现信息共享、统一指挥。　　“9·11事件”虽然已过去多年，但全球范围内的恐怖主义活动仍然持续不断，继续对世界和平与安全构成严重威胁。可以说，自 “9·11”以来，基地组织...[详细]
10亿色低电耗QVGA AMOLED屏显驱动器LDS535

立迪思科技有限公司(Leadis Technology, Inc.)宣布推出能够提供480 通道和10亿色AMOLED显示驱动器LDS535的测试样品。LDS535 拥有CMOS数据和RSDS（Reduced Swing Differential Signaling）输入接口，更结合了最先进科技功能，包括10bit灰阶（gray levels）显示、芯片工作电压调节器（VDD power r...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多