电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

RN731JTTD2772A10

产品描述Thin Film Resistors - SMD 0603 27K7 Ohms 0.05% 10PPM
产品类别无源元件   
文件大小209KB,共2页
制造商KOA Speer
官网地址http://www.koaspeer.com/
下载文档 详细参数 全文预览

RN731JTTD2772A10在线购买

供应商 器件名称 价格 最低购买 库存  
RN731JTTD2772A10 - - 点击查看 点击购买

RN731JTTD2772A10概述

Thin Film Resistors - SMD 0603 27K7 Ohms 0.05% 10PPM

RN731JTTD2772A10规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
KOA Speer
产品种类
Product Category
Thin Film Resistors - SMD
RoHSDetails
电阻
Resistance
27.7 kOhms
功率额定值
Power Rating
62.5 mW (1/16 W)
容差
Tolerance
0.05 %
温度系数
Temperature Coefficient
10 PPM / C
最小工作温度
Minimum Operating Temperature
- 55 C
最大工作温度
Maximum Operating Temperature
+ 155 C
电压额定值
Voltage Rating
50 V
外壳代码 - in
Case Code - in
0603
外壳代码 - mm
Case Code - mm
1608
系列
Packaging
Reel
产品
Product
Precision Resistors Thin Film SMD
类型
Type
Thin Film (Metal) Chip Resistor-Ultra High Precision Tolerance
高度
Height
0.45 mm
长度
Length
1.6 mm
工作温度范围
Operating Temperature Range
- 55 C to + 155 C
封装 / 箱体
Package / Case
0603 (1608 metric)
端接类型
Termination Style
SMD/SMT
宽度
Width
0.8 mm
NumOfPackaging1
工厂包装数量
Factory Pack Quantity
5000
单位重量
Unit Weight
0.000071 oz

文档预览

下载PDF文档
RN73
ultra precision 0.05%, 0.1%, 1% tolerance
thin film chip resistor
EU
features
Nickel chromium thin film resistor element
Products with lead-free terminations meet
EU RoHS requirements
% Rated Power
60
40
20
0
-60 -40
-55
% Rated Power
resistors
dimensions and construction
c
L
c
Type
(Inch Size Code)
L
.039
+.004
-.002
(1.0
+0.1
)
-0.05
Dimensions
inches
(mm)
W
c
d
.02±.002 .008±.004
(0.5±0.05) (0.2±0.1)
.01
+.002
-.004
(0.25
+0.05
)
-0.1
t
.014±.002
(0.35±0.05)
RN73 1E
(0402)
Solder
Plating
Ni
Plating
W
RN73 1J
(0603)
RN73 2A
(0805)
RN73 2B
(1206)
RN73 2E
(1210)
100
80
60
40
20
0
-60 -40
-55
.063±.008 .031±.004 .012±.004 .012±.004 .018±.004
(1.6±0.2)
(0.8±0.1)
(0.3±0.1) (0.45±0.1)
(0.3±0.1)
.079±.008 .049±.008 .016±.008
(2.0±0.2) (1.25±0.2) (0.4±0.2)
.063±.008
.126±.008
(1.6±0.2)
(3.2±0.2)
.098±.008
(2.5±0.2)
.02±.012
(0.5±0.3)
.012
(0.3
.016
(0.4
+.008
-.004
+0.2
)
-0.1
+.008
-.004
+0.2
-0.1
)
t
d
Protective
Coating
Resistive Inner
Film
Electrode
.02±.004
(0.5±0.1)
.024±.004
(0.6±0.1)
Ceramic
Substrate
Derating Curve
100
80
1E, 1J (75°C)
2A (80°C)
2B (85°C)
2E (95°C)
-20
0
20
40
60
80
100
70
Ambient Temperature
(°C)
120 140
155
-20
0
80
100 120 140
75 85 95
155
Terminal Part Temperature
(°C)
40
60
20
For resistors operated at an ambient temperature of 70°C or above, a
power rating shall be derated in accordance with the above derating curve.
ordering information
RN73
Type
2B
Size
1E
1J
2A
2B
2E
T
Termination
Material
T: Sn
L: SnPb
TE
For resistors operated terminal part temperature of described for each size
or above, a power rating shall be derated in accordance with derating curve.
Please refer to “Introduction of the derating curves based on the terminal
part temperature” in the beginning of our catalog before use.
1002
Nominal
Resistance
3 significant
figures + 1
multiplier
“R” indicates
decimal on
value <100Ω
B
Tolerance
A: ±0.05%
B: ±0.1%
C: ±0.25%
D: ±0.5%
F: ±1.0%
25
T.C.R.
(ppm/°C)
05
10
25
50
100
Packaging
TP: 0402: 7" 2mm pitch punch paper
TD: 0603, 0805, 1206, 1210:
7" 4mm pitch punched paper
TDD: 0603, 0805, 1206, 1210:
10" paper tape
TE: 0805, 1206, 1210:
7" embossed plastic
TED: 0805, 1206, 1210:
10" embossed plastic
For further information on packaging,
please refer to Appendix A
Specifications given herein may be changed at any time without prior notice. Please confirm technical specifications before you order and/or use.
11/06/17
38
KOA Speer Electronics, Inc.
• 199 Bolivar Drive • Bradford, PA 16701 • USA • 814-362-5536 • Fax: 814-362-8883 • www.koaspeer.com
24G雷达整套开发方案
请问谁家有对24G雷达进行全套开发的,请联系QQ382755418,多谢! ...
qylin 汽车电子
怎样实现sd卡热插拔
fat16文件系统怎样实现SD卡热插拔。...
chap1 嵌入式系统
稳定幅度的电路
我们一直没弄出来一个能输出稳定幅度的电路,有没有懂得,帮帮...
princess. 电子竞赛
需要高手指点
当然可以自己定义汉字的值,但程序的可读性差。 ...
fdsafsdfsadf stm32/stm8
全面解析四种高速存储接口 谁能把SATA拍在沙滩上?
转自http://ee.ofweek.com/2015-12/ART-8110-2809-29035734.html 凭借更快的数据传输速度、更小的空间占用以及更远的传输距离,SATA接口在几年前成功干掉IDE接口,成为了市面上最主流的存储 ......
白丁 FPGA/CPLD
如何修正时序约束中slack为负的问题
我已经在sdc文件中做了约束了create_clock -name {iclk_27M} -period 37.000 -waveform { 0.000 18.500 } 但是它的slack还是负的 这个应该咋解决啊 ...
3008202060 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2304  2911  1546  433  2046  14  17  15  23  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved