电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61C6416AL-12KLI

产品描述SRAM 1Mb 64Kx16 12ns 5v Async SRAM
产品类别存储   
文件大小88KB,共18页
制造商ISSI(芯成半导体)
官网地址http://www.issi.com/
下载文档 详细参数 选型对比 全文预览

IS61C6416AL-12KLI在线购买

供应商 器件名称 价格 最低购买 库存  
IS61C6416AL-12KLI - - 点击查看 点击购买

IS61C6416AL-12KLI概述

SRAM 1Mb 64Kx16 12ns 5v Async SRAM

IS61C6416AL-12KLI规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
ISSI(芯成半导体)
产品种类
Product Category
SRAM
RoHSDetails
Memory Size1 Mbit
Organization64 k x 16
Access Time12 ns
接口类型
Interface Type
Parallel
电源电压-最大
Supply Voltage - Max
5.5 V
电源电压-最小
Supply Voltage - Min
4.5 V
Supply Current - Max45 mA
最小工作温度
Minimum Operating Temperature
- 40 C
最大工作温度
Maximum Operating Temperature
+ 85 C
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
SOJ-44
系列
Packaging
Tube
数据速率
Data Rate
SDR
类型
Type
Asynchronous
Number of Ports1
Moisture SensitiveYes
NumOfPackaging1
工厂包装数量
Factory Pack Quantity
16

文档预览

下载PDF文档
IS61C6416AL
IS62C6416AL
IS64C6416AL
IS65C6416AL
ISSI
JUNE 2005
®
64K x 16 HIGH-SPEED CMOS STATIC RAM
FEATURES
IS61C6416AL and IS64C6416AL
• High-speed access time: 12 ns, 15ns
• Low Active Power: 175 mW (typical)
• Low Standby Power: 1 mW (typical)
CMOS standby
IS62C6416AL and IS65C6416AL
• High-speed access time: 35 ns, 45ns
• Low Active Power: 50 mW (typical)
• Low Standby Power: 100 µW (typical)
CMOS standby
• TTL compatible interface levels
• Single 5V ± 10% power supply
• Fully static operation: no clock or refresh
required
• Available in 44-pin SOJ package and
44-pin TSOP (Type II)
• Commercial, Industrial and Automotive tempera-
ture ranges available
• Lead-free available
DESCRIPTION
The
ISSI
IS61C6416AL, IS62C6416AL, IS64C6416AL and
IS65C6416AL are high-speed, 1,048,576-bit static RAMs
organized as 65,536 words by 16 bits. They are fabricated
using
ISSI
's high-performance CMOS technology. This highly
reliable process coupled with innovative circuit design tech-
niques, yields access times as fast as 12 ns with low power
consumption.
When
CE
is HIGH (deselected), the device assumes a
standby mode at which the power dissipation can be reduced
down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs,
CE
and
OE.
The active LOW Write
Enable (WE) controls both writing and reading of the memory.
A data byte allows Upper Byte (UB) and Lower Byte (LB)
access.
The IS61C6416AL, IS62C6416AL, IS64C6416AL and
IS65C6416AL are packaged in the JEDEC standard 44-pin
400-mil SOJ and 44-pin TSOP (Type II).
FUNCTIONAL BLOCK DIAGRAM
A0-A15
DECODER
64K x 16
MEMORY ARRAY
VDD
GND
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
I/O
DATA
CIRCUIT
COLUMN I/O
CE
OE
WE
UB
LB
CONTROL
CIRCUIT
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. B
06/08/05
1

IS61C6416AL-12KLI相似产品对比

IS61C6416AL-12KLI IS61C6416AL-12KLI-TR IS61C6416AL-12TI IS61C6416AL-12KI
描述 SRAM 1Mb 64Kx16 12ns 5v Async SRAM SRAM 1Mb 64Kx16 12ns 5v Async SRAM SRAM 1Mb 64Kx16 12ns 5v Async SRAM SRAM 1Mb 64Kx16 12ns 5v Async SRAM

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1855  1159  2746  2473  2839  46  15  14  19  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved