Datasheet> 器件分类 > 半导体> 模拟混合信号IC> 82V2084PFG

82V2084PFG: 产品描述Telecom Interface ICs QUAD LH LIU; 产品类别半导体模拟混合信号IC; 文件大小992KB，共75页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档详细参数全文预览

82V2084PFG在线购买

供应商	器件名称	价格	最低购买	库存
	82V2084PFG	-	-	点击查看	点击购买

82V2084PFG概述

Telecom Interface ICs QUAD LH LIU

82V2084PFG规格参数

参数名称	属性值
Product Attribute	Attribute Value
制造商 Manufacturer	IDT(艾迪悌)
产品种类 Product Category	Telecom Interface ICs
RoHS	Details
产品 Product	LIU - Line Interface Units
电源电压-最大 Supply Voltage - Max	3.47 V
电源电压-最小 Supply Voltage - Min	3.13 V
最小工作温度 Minimum Operating Temperature	- 40 C
最大工作温度 Maximum Operating Temperature	+ 85 C
安装风格 Mounting Style	SMD/SMT
封装 / 箱体 Package / Case	TQFP-128
系列 Packaging	Tray
高度 Height	1.4 mm
长度 Length	20 mm
类型 Type	E1/T1/J1 Long Haul/Short Haul LIU
宽度 Width	14 mm
接口类型 Interface Type	JTAG, Parallel, Serial
Number of Channels	4 Channel
Maximum Clock Frequency	2.048 MHz
Moisture Sensitive	Yes
NumOfPackaging	1
工作电源电压 Operating Supply Voltage	3.3 V
Pd-功率耗散 Pd - Power Dissipation	1.69 W
工厂包装数量 Factory Pack Quantity	15
单位重量 Unit Weight	0.017760 oz

文档预览

下载PDF文档

全文
预览

QUAD CHANNEL T1/E1/J1 LONG HAUL/

SHORT HAUL LINE INTERFACE UNIT

IDT82V2084

FEATURES:

•

Four channel T1/E1/J1 long haul/short haul line interfaces

Supports HPS (Hitless Protection Switching) for 1+1 protection

without external relays

Receiver sensitivity exceeds -36 dB@772KHz and -43 dB@1024

KHz

Programmable T1/E1/J1 switchability allowing one bill of ma-

terial for any line condition

Single 3.3 V power supply with 5 V tolerance on digital interfaces

Meets or exceeds specifications in

ANSI T1.102, T1.403 and T1.408

- ITU I.431, G.703,G.736, G.775 and G.823

- ETSI 300-166, 300-233 and TBR 12/13

- AT&T Pub 62411

Per channel software selectable on:

- Wave-shaping templates for short haul and long haul LBO (Line Build

Out)

- Line terminating impedance (T1:100

Ω,

J1:110

Ω,

E1:75

Ω/120 Ω)

- Adjustment of arbitrary pulse shape

- JA (Jitter Attenuator) position (receive path or transmit path)

- Single rail/dual rail system interfaces

B8ZS/HDB3/AMI line encoding/decoding

- Active edge of transmit clock (TCLK) and receive clock (RCLK)

Active level of transmit data (TDATA) and receive data (RDATA)

Receiver or transmitter power down

High impedance setting for line drivers

PRBS (Pseudo Random Bit Sequence) generation and detection

with 2

-1 PRBS polynomials for E1

- QRSS (Quasi Random Sequence Signals) generation and detection

with 2

-1 QRSS polynomials for T1/J1

- 16-bit BPV (Bipolar Pulse Violation)/Excess Zero/PRBS or QRSS

error counter

- Analog loopback, Digital loopback, Remote loopback and Inband

loopback

Per channel cable attenuation indication

Adaptive receive sensitivity

Non-intrusive monitoring per ITU G.772 specification

Short circuit protection for line drivers

LOS (Loss Of Signal) & AIS (Alarm Indication Signal) detection

JTAG interface

Supports serial control interface, Motorola and Intel Non-Multi-

plexed interfaces

Package:

IDT82V2084: 128-pin TQFP

•

DESCRIPTION:

The IDT82V2084 can be configured as a quad T1, quad E1 or quad J1

Line Interface Unit. In receive path, an Adaptive Equalizer is integrated to

remove the distortion introduced by the cable attenuation. The IDT82V2084

also performs clock/data recovery, AMI/B8ZS/HDB3 line decoding and

detects and reports the LOS conditions. In transmit path, there is an AMI/

B8ZS/HDB3 encoder, Waveform Shaper and LBOs. There is one Jitter

Attenuator for each channel, which can be placed in either the receive path

or the transmit path. The Jitter Attenuator can also be disabled. The

IDT82V2084 supports both Single Rail and Dual Rail system interfaces and

both serial and parallel control interfaces. To facilitate the network mainte-

nance, a PRBS/QRSS generation/detection circuit is integrated in each

channel, and different types of loopbacks can be set on a per channel basis.

Four different kinds of line terminating impedance, 75Ω, 100

Ω,

110

Ω

and

120

Ω

are selectable on a per channel basis. The chip also provides driver

short-circuit protection and supports JTAG boundary scanning.

The IDT82V2084 can be used in SDH/SONET, LAN, WAN, Routers,

Wireless Base Stations, IADs, IMAs, IMAPs, Gateways, Frame Relay

Access Devices, CSU/DSU equipment, etc.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGES

February 11,

2009

DSC-6221/5



QUAD CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT

INDUSTRIAL

TEMPERATURE RANGES

TABLE OF CONTENTS

IDT82V2084 PIN CONFIGURATIONS .......................................................................................... 8

PIN DESCRIPTION ....................................................................................................................... 9

FUNCTIONAL DESCRIPTION .................................................................................................... 14

3.1

T1/E1/J1 MODE SELECTION .......................................................................................... 14

3.2

TRANSMIT PATH ............................................................................................................. 14

3.2.1 TRANSMIT PATH SYSTEM INTERFACE.............................................................. 14

3.2.2 ENCODER .............................................................................................................. 14

3.2.3 PULSE SHAPER .................................................................................................... 14

3.2.3.1 Preset Pulse Templates .......................................................................... 14

3.2.3.2 LBO (Line Build Out) ............................................................................... 15

3.2.3.3 User-Programmable Arbitrary Waveform ................................................ 15

3.2.4 TRANSMIT PATH LINE INTERFACE..................................................................... 19

3.2.5 TRANSMIT PATH POWER DOWN ........................................................................ 19

3.3

RECEIVE PATH ............................................................................................................... 20

3.3.1 RECEIVE INTERNAL TERMINATION.................................................................... 20

3.3.2 LINE MONITOR ...................................................................................................... 21

3.3.3 ADAPTIVE EQUALIZER......................................................................................... 21

3.3.4 RECEIVE SENSITIVITY ......................................................................................... 21

3.3.5 DATA SLICER ........................................................................................................ 21

3.3.6 CDR (Clock & Data Recovery)................................................................................ 21

3.3.7 DECODER .............................................................................................................. 21

3.3.8 RECEIVE PATH SYSTEM INTERFACE ................................................................ 21

3.3.9 RECEIVE PATH POWER DOWN........................................................................... 21

3.3.10 G.772 NON-INTRUSIVE MONITORING ................................................................ 22

3.4

JITTER ATTENUATOR .................................................................................................... 23

3.4.1 JITTER ATTENUATION FUNCTION DESCRIPTION ............................................ 23

3.4.2 JITTER ATTENUATOR PERFORMANCE ............................................................. 23

3.5

LOS AND AIS DETECTION ............................................................................................. 24

3.5.1 LOS DETECTION ................................................................................................... 24

3.5.2 AIS DETECTION .................................................................................................... 25

3.6

TRANSMIT AND DETECT INTERNAL PATTERNS ........................................................ 26

3.6.1 TRANSMIT ALL ONES ........................................................................................... 26

3.6.2 TRANSMIT ALL ZEROS......................................................................................... 26

3.6.3 PRBS/QRSS GENERATION AND DETECTION.................................................... 26

3.7

LOOPBACK ...................................................................................................................... 26

3.7.1 ANALOG LOOPBACK ............................................................................................ 26

3.7.2 DIGITAL LOOPBACK ............................................................................................. 26

3.7.3 REMOTE LOOPBACK............................................................................................ 26

3.7.4 INBAND LOOPBACK.............................................................................................. 28

3.7.4.1 Transmit Activate/Deactivate Loopback Code......................................... 28

3.7.4.2 Receive Activate/Deactivate Loopback Code.......................................... 28

3.7.4.3 Automatic Remote Loopback .................................................................. 28

QUAD CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT

INDUSTRIAL

TEMPERATURE RANGES

3.8

3.9

3.10

3.11

3.12

3.13

3.14

3.15

ERROR DETECTION/COUNTING AND INSERTION ...................................................... 29

3.8.1 DEFINITION OF LINE CODING ERROR ............................................................... 29

3.8.2 ERROR DETECTION AND COUNTING ................................................................ 29

3.8.3 BIPOLAR VIOLATION AND PRBS ERROR INSERTION ...................................... 30

LINE DRIVER FAILURE MONITORING ........................................................................... 30

MCLK AND TCLK ............................................................................................................. 31

3.10.1 MASTER CLOCK (MCLK) ...................................................................................... 31

3.10.2 TRANSMIT CLOCK (TCLK).................................................................................... 31

MICROCONTROLLER INTERFACES ............................................................................. 32

3.11.1 PARALLEL MICROCONTROLLER INTERFACE................................................... 32

3.11.2 SERIAL MICROCONTROLLER INTERFACE ........................................................ 32

INTERRUPT HANDLING .................................................................................................. 33

5V TOLERANT I/O PINS .................................................................................................. 33

RESET OPERATION ........................................................................................................ 33

POWER SUPPLY ............................................................................................................. 33

PROGRAMMING INFORMATION .............................................................................................. 34

4.1

4.2

4.2.1 GLOBAL REGISTERS............................................................................................ 36

4.2.2 JITTER ATTENUATION CONTROL REGISTER ................................................... 37

4.2.3 TRANSMIT PATH CONTROL REGISTERS........................................................... 38

4.2.4 RECEIVE PATH CONTROL REGISTERS ............................................................. 40

4.2.5 NETWORK DIAGNOSTICS CONTROL REGISTERS ........................................... 42

4.2.6 INTERRUPT CONTROL REGISTERS ................................................................... 45

4.2.7 LINE STATUS REGISTERS ................................................................................... 48

4.2.8 INTERRUPT STATUS REGISTERS ...................................................................... 51

4.2.9 COUNTER REGISTERS ........................................................................................ 52

4.2.10 TRANSMIT AND RECEIVE TERMINATION REGISTER ....................................... 53

IEEE STD 1149.1 JTAG TEST ACCESS PORT ........................................................................ 54

5.1

JTAG INSTRUCTIONS AND INSTRUCTION REGISTER ............................................... 55

5.2

JTAG DATA REGISTER ................................................................................................... 55

5.2.1 DEVICE IDENTIFICATION REGISTER (IDR) ........................................................ 55

5.2.2 BYPASS REGISTER (BR)...................................................................................... 55

5.2.3 BOUNDARY SCAN REGISTER (BSR) .................................................................. 55

5.2.4 TEST ACCESS PORT CONTROLLER .................................................................. 56

TEST SPECIFICATIONS ............................................................................................................ 58

MICROCONTROLLER INTERFACE TIMING CHARACTERISTICS ......................................... 70

7.1

SERIAL INTERFACE TIMING .......................................................................................... 70

7.2

PARALLEL INTERFACE TIMING ..................................................................................... 71

QUAD CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT

INDUSTRIAL

TEMPERATURE RANGES

LIST OF TABLES

Table-1

Table-2

Table-3

Table-4

Table-5

Table-6

Table-7

Table-8

Table-9

Table-10

Table-11

Table-12

Table-13

Table-14

Table-15

Table-16

Table-17

Table-18

Table-19

Table-20

Table-21

Table-22

Table-23

Table-24

Table-25

Table-26

Table-27

Table-28

Table-29

Table-30

Table-31

Table-32

Table-33

Table-34

Table-35

Table-36

Table-37

Table-38

Table-39

Table-40

Pin Description ................................................................................................................ 9

Transmit Waveform Value For E1 75

Ω

........................................................................ 16

Transmit Waveform Value For E1 120

Ω

...................................................................... 16

Transmit Waveform Value For T1 0~133 ft................................................................... 16

Transmit Waveform Value For T1 133~266 ft............................................................... 16

Transmit Waveform Value For T1 266~399 ft............................................................... 17

Transmit Waveform Value For T1 399~533 ft............................................................... 17

Transmit Waveform Value For T1 533~655 ft............................................................... 17

Transmit Waveform Value For J1 0~655 ft ................................................................... 17

Transmit Waveform Value For DS1 0 dB LBO.............................................................. 18

Transmit Waveform Value For DS1 -7.5 dB LBO ......................................................... 18

Transmit Waveform Value For DS1 -15.0 dB LBO ....................................................... 18

Transmit Waveform Value For DS1 -22.5 dB LBO ....................................................... 18

Impedance Matching for Transmitter ............................................................................ 19

Impedance Matching for Receiver ................................................................................ 20

Criteria of Starting Speed Adjustment........................................................................... 23

LOS Declare and Clear Criteria for Short Haul Mode ................................................... 24

LOS Declare and Clear Criteria for Long Haul Mode.................................................... 25

AIS Condition ................................................................................................................ 25

Criteria for Setting/Clearing the PRBS_S Bit ................................................................ 26

EXZ Definition ............................................................................................................... 29

Interrupt Event............................................................................................................... 33

Global Register List and Map........................................................................................ 34

Per Channel Register List and Map .............................................................................. 35

ID: Chip Revision Register ............................................................................................ 36

RST: Reset Register ..................................................................................................... 36

GCF0: Global Configuration Register 0 ........................................................................ 36

GCF1: Global Configuration Register 1 ........................................................................ 37

INTCH: Interrupt Channel Indication Register............................................................... 37

JACF: Jitter Attenuator Configuration Register ............................................................. 37

TCF0: Transmitter Configuration Register 0 ................................................................. 38

TCF1: Transmitter Configuration Register 1 ................................................................. 38

TCF2: Transmitter Configuration Register 2 ................................................................. 39

TCF3: Transmitter Configuration Register 3 ................................................................. 39

TCF4: Transmitter Configuration Register 4 ................................................................. 39

RCF0: Receiver Configuration Register 0..................................................................... 40

RCF1: Receiver Configuration Register 1..................................................................... 41

RCF2: Receiver Configuration Register 2..................................................................... 42

MAINT0: Maintenance Function Control Register 0...................................................... 42

MAINT1: Maintenance Function Control Register 1...................................................... 43

推荐资源

农村养鱼控制电路

LA7224（电视机和录像机）红外线遥控接收前置放大电路

高手帮我找个编译错误吧.: 我用的是CE6.0 。系统定制时编译出现一个错误，只能找到最后说 ; Build for Windows CE (Release 601) (Built on Aug 17 2006 15:18:52) File names: Build.log Build.wrn Build.err Build. ......; donote 嵌入式系统

开关电源中几种过流保护方式的比较: 开关电源中几种过流保护方式的比较引言电源作为一切电子产品的供电设备，除了性能要满足供电产品的要求外，其自身的保护措施也非常重要，如过压、过流、过热保护等。一旦电子产品出现故障时 ......; 破茧佼龙电源技术

【原创】请教各位，F149有时候不能下载，有时可以，是什么原因？: 能下和找不到没有任何规律。我看斑竹只顶的帖子说有可能是内、外部电源冲突，不知道具体是什么意思？...; meiwenbin 微控制器 MCU

Modesim错误: 编译完，启动仿真后就出现这种错误。# Reading C:/altera/10.0/modelsim_ase/tcl/vsim/pref.tcl # do vga_nios_run_msim_rtl_vhdl.do # if {} {# vdel -lib rtl_work -all# }# vlib rtl_work# ......; eeleader FPGA/CPLD

关于抢楼结果。。。。。。: :surrender: 五天过去了。。。。。。ZRtech嵌入式联合EEWORLD送福利啦！抢楼的最新消息还是木有。。。。。。。这是我第一次抢到的啊。。。。。。:time: 怎么现在还没有消息呢？？？:surre ......; High哥 FPGA/CPLD

ISE 全局时钟缓冲问题: module count4(out,reset,clk); output out; input reset,clk; reg out; wire clkin; always @(posedge clkin) begin if (reset) ......; zhuxinyu2008 FPGA/CPLD

基于Nios II的多生理参数处理系统

　　随着医疗仪器设备向智能化、微型化、系列化、数字化和多功能方向的发展，医疗设备中逻辑控制器件也由采用中、小规模的集成芯片发展到应用现场可编程门阵列FPGA(Field Programmable Gate Array)。使用FPGA器件可以大大缩短医疗设备的研制周期，减少开发成本，同时还可以很方便地对设计进行在线修改，因此FPGA在医疗设备中有很广泛的应用。　　本文主要搭建一个多生理参数测...[详细]
DC/DC电源模块在医用传感器中的应用

　　一、引言　　目前，随着现代医疗器械的不断发展，特别是直接与人体相连接的电子仪器，除了对仪器本身性能的要求越来越高之外，对人体安全方面的考虑也越来越倍受关注，例如生命监护仪、母婴监护仪、婴儿保温仪等等一些与人体紧密接触的仪器，也就是说病人在使用仪器时不能因为使用的仪器而对人体造成有触电或其他方面的危险。　　二、心电检测电路的应用　　以下以普通型的心电检测电路为例做一简单介绍，如...[详细]
呼吸机技术的发展和当前市场现状

　　用辅助呼吸的机械抢救呼吸衰竭患者已成为现代医院不可缺少的手段。近几十年来,呼吸机技术发展极为迅速,处于技术领先地位的世界知名厂商就多达20余家。其中有些是具有20年以上生产历史的老厂,如美国Bird公司;有些是近10年来的后起之秀,如美国Puritan Bennett公司和Newport公司、德国Siemens公司、法国Teama公司等。他们的产品各有特色,也都占有一定市场。　　任何一个呼吸...[详细]
欲攻手机芯片市场破除高通垄断成关键

　　2006年，英特尔在耗费了6年的时间和约50亿美元的资金投入后，最终放弃了手机芯片市场。时隔两年，英特尔缩小了PC芯片，使手持机具有可以与PC相媲美的处理能力，一款名为凌动的芯片成为英特尔重返手机市场的最新一次尝试。　　成功打造了PC产业链的英特尔，在这样短的时间内做出如此重大的战略转变，足以说明手机市场对其巨大的吸引力。那么，英特尔重返手机芯片市场的深刻内涵是什么？它又能否重新锻造出...[详细]
仿真人型机器人正在快速发展之中

　　最近我在芝加哥参观了Robots和Vision展览。尽管展厅的大部分都是优良的工业机器人应用，但在仿真仿真人型机器人领域取得的进步确实照亮了可做灵巧动作的机器人的未来。　　美国国家航空和宇宙航行局(NASA)的Michael Lutomski在开展第一天的主题演讲中对航天机器人Robonaut进行了一番颇有诱惑力的介绍。该航天机器人是NASA Johnson航天中心机器人系统科技部与美国国...[详细]
微型低功耗大容量心电记录仪的研制

常规心电图记录仪是医生诊断心脏疾病的主要手段之一，但它仅能记录短暂心搏情况。由于在相当多的情况下难以记录到即刻发作时的心电图改变，导致无法作出正确的诊断和治疗。因此对病人进行长时间的心电图记录有着极其重要的临床价值。而微型动态心电记录仪能及时记录到普通心电图检测时病人不易出现的短暂异常心电活动，为临床分析病情提供重要客观依据。目前的便携式心电记录仪存储容量偏小，最多只能记录八小时的心电数据；而微...[详细]
IBM将投资15亿美元开发纳米芯片技术

　　据国外媒体报道，纽约州州长大卫·帕特森（David Paterson）周二透露，IBM将在纳米芯片项目投资15亿美元，包括在该州一个边远地区建立一家研发中心，目前地址还未选定。　　帕特森在声明中称，纽约州将向IBM提供1.4亿美元的经济发展补助金。多年来该州一直在寻找一条振兴边远地区经济的途径，这位民主党州长称，IBM的投资将创造1000个高科技工作岗位。　　除了建立新的研发中心外，...[详细]
能够实时转换任意格式的视频是未来趋势

　　当今视频娱乐市场以内容为王，能够实时转换任意格式的视频内容是未来市场发展的一个核心趋势。即使不被众人所了解，但是视频转码技术必将得到广泛的使用。视频转码是指将某一视频格式转换为另一视频格式的过程，通常都是先将视频暂时解码，然后重新编码成需要的格式和数据编码速度。　　IDC分析指出了三种主要的转码需求：不同视频格式间的转换，例如从MPEG-2或者MPEG-4转到H.264；内容传输，改变比特率...[详细]
IBM三星逆势下注芯片投资均超10亿美元

　　在全球半导体产业因景气不佳而纷传并购、整合之际，两大IT巨头三星、IBM日前却双双宣布，将强化半导体产业投资。　　三星电子本周一宣布，已向韩国证券交易所提交一份申请文件，打算2008年投下10.5亿美元，用于升级内存芯片生产线、改进技术工艺，从而提高产能并降低成本。无独有偶。本周二IBM公司宣布，未来3年将投资10亿美元，用于扩充位于纽约州 East Fishkill 的半导体工厂，以消...[详细]
英特尔推出新的嵌入式新处理器及芯片组

　　英特尔推出了面向嵌入式用户的英特尔® 酷睿™2 双核处理器 T9400和移动式英特尔® GM45 高速芯片组，并提供长达7年的超长生命周期支持。本次推出的处理器和芯片组是全新的英特尔® 迅驰® 2 平台的构成组件，可为移动应用程序带来更耐久的电池使用时间和广泛的无线网络互操作性。　　新推出的英特尔® 酷睿™2 双核处理器 T9400经验证可支持英特尔® 5100 内存控制器中枢(MCH)...[详细]
AMD开发山猫芯片挑战英特尔凌动

　　据国外媒体报道，AMD公司正在开发一款面向移动设备和上网本的低能耗处理器——山猫（Bobcat），从而粉碎了数个月以来有关该公司已经放弃这一项目的传言。　　山猫的竞争对手是英特尔的凌动（Atom），而与AMD的低能耗Geode芯片相辅相成。Geode芯片主要用于薄客户端和嵌入式设备中。　　AMD没有就山猫的发布时间发表评论。　　AMD去年首次披露了开发山猫的计划。当时AMD高管称...[详细]
远程控光系统ZigBee技术

数字家庭的推动者们一直在向我们描述数字家庭的美好蓝图：家庭娱乐设备之间的无缝信息交换、家庭办公、从家里的任何一台设备上访问所有的照片或家庭录像、通过手机实现远程监控(监控家庭安全、家庭成员健康等)并与医生共享信息、从互连网下载视频并在电视上观看、在个人电脑或电视上学习课程等等。有调查显示，目前有84.5%的用户希望家中的电子产品的一部分或全部连接起来，实现互联互通；而且已经有34.6...[详细]
GPS监控系统将成为汽车电子产品市场新热门

根据台北车用电子商机推动办公室(TCPO)调查发现，随着驾驶者花费越来越多的时间于汽车中，车内加装各种电子设备已成为新款汽车与车后市场必然的趋势。除了汽车车身使用更多电子设备外，在行车娱乐需求带动下，车内(In-Vehicle)电子产品市场规模也不断增长。　　在TCPO最新的报告显示，2004年车内电子产品市场规模约为70亿美元，预计到2008年将增长至128亿美元。若以细项产品类别...[详细]
IDT 推出更低功耗的下一代双口RAM

IDT ® 公司（ Integrated Device Technology, Inc ）今天宣布，其不断扩大的多口 RAM 系列又添两个新型双口 RAM 器件。从工业控制到医疗成像和通信，新的 9Mb 和 4Mb 双端口器件可实现高达 200MHz 的性能，以满足苛刻的存储器缓冲要求。这两款器件采用 1.8V 内核电压，比现有解决方案的功耗更低。 ...[详细]
金卤灯电子镇流器Buck电路的优化设计

　　 0 引言　　金卤灯(MHL)作为一种绿色照明光源在室内外照明领域中逐渐得到了广泛的应用，然而，在使用这种绿色照明光源时，与之配套的金卤灯电子镇流器则是实现绿色金卤灯照明的关键所在。Buck电路是金卤灯电子镇流器的重要组成部分，主要用于在金卤灯稳态工作时的恒功率供电。因此，Buck电路的设计对整个电子镇流器的性能有非常重要的影响。　　 1 金卤灯电子镇流器　　金卤灯是HID灯中性...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多