NCP1651
Single Stage Power Factor
Controller
The NCP1651 is an active, power factor correction controller that
can operate over a wide range of input voltages. It is designed for
50/60 Hz power systems. It is a fixed frequency controller that can
operate in continuous or discontinuous conduction modes.
The NCP1651 provides a low cost, low component count solution
for isolated AC-
-DC converters with mid-
-high output voltage
requirements. The NCP1651 eases the task of meeting the
IEC1000- -2 harmonic requirements for converters in the range of
-3-
50 W - 250 W.
-
The NCP1651 drives a flyback converter topology to operate in
continuous/discontinuous mode and programs the average input
current to follow the line voltage in order to provide unity power
factor. By using average current mode control CCM algorithm, the
NCP1651 can help provide excellent power factor while limiting the
peak primary current. Also, the fixed frequency operation eases the
input filter design.
The NCP1651 uses a proprietary multiplier design that allows for
much more accurate operation than with conventional analog
multipliers.
Features
http://onsemi.com
MARKING
DIAGRAM
SOIC-
-16
D SUFFIX
CASE 751B
A
WL
Y
WW
G
NCP1651G
AWLYWW
16
1
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb--Free Package
PIN CONNECTIONS
OUT 1
GND 2
C
T
3
RAMP COMP 4
I
S+
5
I
avg--fltr
6
I
avg
7
FB/SD 8
(Top View)
16 STARTUP
15 NC
14 NC
13 V
CC
12 V
ref
11 AC COMP
10 AC REF
9 AC INPUT
Fixed Frequency Operation
Average Current Mode PWM
Internal High Voltage Startup Circuit
Continuous or Discontinuous Mode Operation
High Accuracy Multiplier
Overtemperature Shutdown
External Shutdown
Undervoltage Lockout
Low Cost/Parts Count Solution
Ramp Compensation Does Not Affect Oscillator Accuracy
This is a Pb-
-Free Device
ORDERING INFORMATION
Device
NCP1651DR2G
Package
SOIC--16
(Pb--Free)
Shipping
†
2500/Tape & Reel
Typical Applications
High Current Battery Chargers
Front Ends for Distributed Power Systems
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
Semiconductor Components Industries, LLC, 2010
December, 2010 - Rev. 9
-
1
Publication Order Number:
NCP1651/D
NCP1651
PIN FUNCTION DESCRIPTION
Pin No.
1
2
3
4
5
6
7
8
Function
Output
Ground
C
T
Ramp
Compensation
I
S+
I
avg--fltr
I
avg
Feedback/
Shutdown
AC Input
AC Reference
AC
Compensation
Description
Drive output for power FET or IGBT. Capable of driving small devices, or can be connected to an
external driver for larger transistors.
Ground reference for the circuit.
Timing capacitor for the internal oscillator. This capacitor adjusts the oscillator frequency.
This pin biases the ramp compensation circuit, to adjust the amount of compensation that is added to
the current signal for stability purposes.
Positive current sense input. Designed to connect to the positive side of the current shunt.
A capacitor connected to this pin filters the high frequency component from the instantaneous current
waveform, to create a waveform that resembles the average line current.
An external resistor with a low temperature coefficient is connected from this terminal to ground, to set
and stabilize the gain of the Current Sense Amplifier output that drives the AC error amplifier.
The error signal from the error amplifier circuit is fed via an optocoupler or other isolation circuit, to this
pin. A shutdown circuit is also connected to this pin which will put the unit into a low power shutdown
mode if this voltage is reduced to less than 0.6 volts.
The fullwave rectified sinewave input is connected to this pin. This information is used for the reference
comparator and the average current compensation circuit.
A capacitor is connected to this pin to filter the modulated output of the reference multiplier.
Provides pole for the AC Reference Amplifier. This amplifier compares the sum of the AC input voltage
and the low frequency component of the input current to the reference signal. The response must be
slow enough to filter out most of the high frequency content of the current signal that is injected from the
current sense amplifier, but fast enough to cause minimal distortion to the line frequency information.
6.5 volt regulated reference output.
Provides power to the device. This pin is monitored for undervoltage and the unit will not operate if the
V
CC
voltage is not within the UVLO range. Initial power is supplied to this pin via the high voltage startup
network.
This pin is not available due to spacing considerations of the startup pin.
This pin is not available due to spacing considerations of the startup pin.
This pin connects to the rectified input signal and provides current to the internal bias circuitry for the
startup period of operation.
9
10
11
12
13
Vref
V
CC
14
15
16
No Connection
No Connection
Startup
NOTE: Pins 14 and 15 have not been used for clearance considerations due to the potential voltages present on pin 16. In order to
maintain proper spacing between the high voltage and low voltage pins, traces should not be placed on the circuit board between
pins 16 and 13.
http://onsemi.com
2
NCP1651
MAXIMUM RATINGS
(Maximum ratings are those that, if exceeded, may cause damage to the device. Electrical Characteristics are
not guaranteed over this range.)
Rating
Power Supply Voltage (Operating)
Output (Pin 1)
Current Sense Amplifier Input (Pin 5)
FB/SD Input (Pin 8)
C
T
Input (Pin 3)
Line Voltage
All Other Pins
Thermal Resistance, Junction--to--Air
0.1 in
2
Copper
0.5 in
2
Copper
Thermal Resistance, Junction--to--Lead
Maximum Power Dissipation @ T
A
= 25C
Operating Temperature Range
Non--operating Temperature Range
θ
JA
Symbol
V
CC
V(I
S
+)
V
FB/SD
V
CT
V
startup
Value
--0.3 to 18
--0.3 to 1.0
--0.3 to 11
--0.3 to 4.5
--0.3 to 500
--0.3 to 6.5
130
110
50
0.77
--40 to 125
--55 to 150
Unit
V
V
V
V
V
V
C/W
θ
JL
Pmax
T
j
T
j
C/W
W
C
C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
A. This device series contains ESD protection and exceeds the following tests:
Pins 1--6: Human Body Model 2000 V per MIL--STD--883, Method 3015.
Pins 1--6:
Machine Model Method 200 V.
Pin 8 is the HV startup to the device and is rated to the maximum rating of the part, or 500 V.
http://onsemi.com
3
NCP1651
ELECTRICAL CHARACTERISTICS
(Unless otherwise noted: V
CC
= 14 volts, C
T
= 470 pF, C
12
= 0.1
mF,
T
j
= 25C for typical
Characteristic
OSCILLATOR
Frequency
T
j
= --40C to +125C
Frequency Range (Note 1)
Max Duty Cycle
Ramp Peak (Note 1)
Ramp Valley (Note 1)
Ramp Compensation Peak Voltage (Pin 4) (Note 1)
Ramp Compensation Current (Pin 4) (Note 1)
AC ERROR AMPLIFIER
(V
comp
= 2.0 V)
Input Offset Voltage
Transconductance
Output Source
Output Sink
CURRENT AMPLIFIER
Input Bias Current (Pin 5)
Input Offset Voltage (V
comp
= 2.0) T
j
= --40C to +85C
T
j
= --40C to +125C
Current Limit Threshold
Output Gain (150
mA/0.150
V) (Voltage Loop Outputs)
Output Gain (150
mA/0.150
V) (AC E/A Output) (R
10
= 15 kΩ)
Leading Edge Blanking Pulse (Note 1)
Bandwidth (Note 1)
PWM Output Voltage Gain (k = V
PWM
+ /
(
V
sense+
-- V
sense--
)
)
(V
pin 3
= V
pin 13
= 0)
Current Limit Voltage Gain
(k = Vac
e/a
-- /
(
V
sense+
-- V
sense--
)
) (V
pin5
9 = 0) (R7 = 15 k)
AVERAGE CURRENT COMPENSATION AMPLIFIER
Voltage Gain
REFERENCE MULTIPLIER
Dynamic Input Voltage Range
Ac Input (p--input) (Note 1)
Offset Voltage (a--input)
Multiplier Gain
k
=
(Note 1)
AC INPUT
(Pin 5)
Input Bias Current (Total bias current for reference multiplier and current
compensation amplifier) (Note 1)
1. Verified by design.
I
INbias
--
0.01
--
mA
Vmult out
(VAC
∕V
ramp pk)
×
(VLOOPcomp
−
Voffset)
V
max
V
--
--
--
3.50
1.0
7.5
--
--
--
--
Av
--
0.75
--
V/V
I
bias
VIO
I
LIMthr
--
--
t
LEB
--
Av
Av
40
0
0
0.715
--
--
--
--
4.0
8.0
60
3.0
3.0
--
1000
1000
200
1.5
5.0
10
80
10
20
0.79
--
--
--
--
6.0
12
mA
mV
V
umho
umho
ns
MHz
V/V
V/V
V
IO
g
m
I
Osource
I
Osink
--
75
25
--25
20
100
70
--70
--
150
--
--
mV
umho
mA
mA
F
osc
--
dmax
V
Rpeak
V
Rvalley
--
--
90
25
0.95
--
--
--
--
100
--
--
4.0
0.100
4.0
150
110
250
--
--
--
--
--
kHz
kHz
--
V
V
V
mA
Symbol
Min
Typ
Max
Unit
values. For min/max values T
j
is the applicable junction temperature.)
k
http://onsemi.com
4
NCP1651
ELECTRICAL CHARACTERISTICS
(continued)
(Unless otherwise noted: V
CC
= 14 volts, C
T
= 470 pF, C
12
= 0.1
mF,
T
j
= 25C for
Characteristic
DRIVE OUTPUT
Source Resistance (1.0 Volt Drop)
Sink Resistance (1.0 Volt Drop)
Rise Time (C
L
= 1.0 nF)
Fall Time (C
L
= 1.0 nF)
Output Voltage in UVLO Condition (Drive out = 100
mA
in, 1 nF load)
VOLTAGE REFERENCE
Buffered Output (I
load
= 0 mA, V
CC
= 12 VDC, Temperature)
Load Regulation (Buffered Output, Io = 0 to 10 mA, V
CC
> 10 V)
FB/SD PIN
Opto Current Source (Unit Operational, V
FB
= 0.5 V)
Opto Current Source (Shutdown, V
FB
= 0.1 V)
Input Voltage for 0 Duty Cycle (Note 2)
Input Voltage for 95% Duty Cycle (Note 2)
Open Circuit Voltage (Device Operational) (Note 2)
Clamp Voltage (Device in Shutdown Mode) (Note 2)
Shutdown Start Up Threshold (Pin 8) (V
out
Increasing)
Shutdown Hysteresis (Pin 8)
STARTUP/UVLO
UVLO Startup Threshold (V
CC
Increasing)
UVLO Hysteresis (Shutdown Voltage = V
SU
– V
H
)
Overtemperature Trip Point (Note 2)
Overtemperature Hysteresis (Note 2)
HIGH VOLTAGE STARTUP
(Pin 16 = 50 V)
Startup Current (out of pin 13) (V
CC
= UVLO -- 0.2 V)
Startup Current (out of pin 13) (V
CC
= 0 V)
Min. Startup Voltage (pin 16, pin 13 current = 1 mA)
Line Pin Leakage (pin 16, Startup Circuit Inhibited)
(V
DS
= 400 V, T
A
= +25C)
T
A
= +125C
TOTAL DEVICE
Operational Bias Current (C
L(Driver)
= 1.0 nF, f
osc
= 100 kHz)
Bias Current in Undervoltage Mode
2. Verified by design.
I
BIAS
I
Bshutdown
--
--
4.0
0.75
5.0
1.2
mA
mA
V
SU
I
leak
I
SU
3.0
5.0
--
--
--
5.5
8.5
17
25
15
8.0
12
20
40
80
mA
mA
V
mA
V
SU
V
H
T
SD
--
10
0.8
140
--
10.75
1.0
160
30
11.5
1.2
180
--
V
V
C
C
I
OPTO
--
--
--
typical values. For min/max values T
j
is the applicable junction temperature.)
Symbol
R
source
R
sink
t
r
t
f
V
O(UV)
Vref
OUT
DVref
OUT
Min
--
--
--
--
--
6.24
0
0.8
15
1.5
--
--
0.9
0.40
30
Typ
8.0
8.0
50
50
1.0
6.50
--
1.1
20
--
--
--
1.5
0.60
75
Max
15
15
--
--
10
6.76
40
1.4
25
--
4.0
12
1.6
0.70
130
Unit
Ω
Ω
ns
ns
mV
V
mV
mA
mA
--
V
V
V
V
mV
V
OC
V
CL
V
SD
V
H
http://onsemi.com
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
