INTEGRATED CIRCUITS
74ALVCH162245
16-bit bus transceiver with direction pin
and 30Ω termination resistor (3-State)
Product specification
IC24 Data Handbook
1998 Jun 29
Philips
Semiconductors
Philips Semiconductors
Product specification
16-bit bus transceiver with direction pin and
30Ω termination resistor (3-State)
74ALVCH162245
FEATURES
•
Wide supply voltage range of 1.2V to 3.6V
•
Complies with JEDEC standard no. 8-1A
•
CMOS low power consumption
•
MULTIBYTE
TM
flow-through standard pin-out architecture
•
Low inductance multiple V
CC
and ground pins for minimum noise
and ground bounce
PIN CONFIGURATION
1DIR
1B0
1B1
GND
1B2
1B3
V
CC1
1B4
1B5
1
2
3
4
5
6
7
8
9
48 1OE
47 1A0
46 1A1
45 GND
44 1A2
43 1A3
42 V
CC2
41 1A4
40 1A5
39 GND
38 1A6
37 1A7
36 2A0
35 2A1
34 GND
33 2A2
32 2A3
31 V
CC2
30 2A4
29 2A5
28 GND
27 2A6
26 2A7
25 2OE
•
Direct interface with TTL levels
•
Bus hold on all data inputs
•
Integrated 30Ω termination resistor
DESCRIPTION
The 74ALVCH162245 is a 16-bit transceiver featuring non-inverting
3-State bus compatible outputs in both send and receive directions.
The 74ALVCH162245 features two output enable (nOE) inputs for
easy cascading and two send/receive (nDIR) inputs for direction
control. nOE controls the outputs so that the buses are effectively
isolated. This device can be used as two 8-bit transceivers or one
16-bit transceiver.
The 74ALVCH162245 is designed with 30Ω series resistors in both
HIGH and LOW output states.
The 74ALVCH162245 has active bus hold circuitry which is provided
to hold unused or floating data inputs at a valid logic level. This
feature eliminates the need for external pull-up or pull-down
resistors.
GND 10
1B6 11
1B7 12
2B0 13
2B1 14
GND 15
2B2 16
2B3 17
V
CC1
18
2B4 19
2B5 20
GND 21
2B6 22
2B7 23
2DIR 24
SW00198
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25°C; t
r
= t
f
≤
2.5ns
SYMBOL
t
PHL
/t
PLH
C
I
C
I/O
C
PD
PARAMETER
Propagation delay
An to Bn; Bn to An
Input capacitance
Input/output capacitance
Power dissipation capacitance per buffer
V
I
= GND to V
CC1
Outputs enabled
Outputs disabled
CONDITIONS
V
CC
= 2.5V, C
L
= 30pF
V
CC
= 3.3V, C
L
= 50pF
TYPICAL
2.4
4.0
8.0
27
4
UNIT
ns
pF
pF
pF
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW):
P
D
= C
PD
×
V
CC2
×
f
i
+
S
(C
L
×
V
CC2
×
f
o
) where: f
i
= input frequency in MHz; C
L
= output load capacitance in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
S
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
48-Pin Plastic SSOP Type III
48-Pin Plastic TSSOP Type II
TEMPERATURE RANGE
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH AMERICA
74ALVCH162245 DL
74ALVCH162245 DGG
NORTH AMERICA
ACH162245 DL
ACH162245 DGG
DWG NUMBER
SOT370-1
SOT362-1
1998 Jun 29
2
853-2085 19638
Philips Semiconductors
Product specification
16-bit bus transceiver with direction pin and
30Ω termination resistor (3-State)
74ALVCH162245
PIN DESCRIPTION
PIN NUMBER
1
2, 3, 5, 6, 8, 9,
11, 12
4, 10, 15, 21,
28, 34, 39, 45
7, 18, 31, 42
13, 14, 16, 17,
19, 20, 22, 23
24
25
36, 35, 33, 32,
30, 29, 27, 26
47, 46, 44, 43,
41, 40, 38, 37
48
SYMBOL
1DIR
1B0 to 1B7
GND
V
CC
2B0 to 2B7
2DIR
2OE
2A0 to 2A7
1A0 to 1A7
1OE
NAME AND FUNCTION
Direction control
Data inputs/outputs
Ground (0V)
Positive supply voltage
Data inputs/outputs
Direction control
Output enable input
(active LOW)
Data inputs/outputs
Data inputs/outputs
Output enable input
(active LOW)
LOGIC SYMBOL (IEEE/IEC)
48
1
G3
3 EN1 [BA]
3 EN2 [AB]
2OE
2DIR
25
24
G6
6 EN4 [BA]
6 EN5 [AB]
47
2
2
1A1
1A2
1A3
1A4
1A5
1A6
1A7
2A0
46
44
43
41
40
38
37
36
4
5
2DIR
48
1OE
1B0
2A0
36
24
25
13
2A1
2OE
2B0
2A2
2A3
2A4
2A5
2A6
35
33
32
30
29
27
26
14
16
17
19
20
22
23
2B1
2B2
2B3
2B4
2B5
2B6
2B7
3
5
6
8
9
11
12
13
1B1
1B2
1B3
1B4
1B5
1B6
1B7
2B0
1OE
1DIR
1A0
1
1B0
LOGIC SYMBOL
1DIR
1
1A0
47
2
1A1
46
3
1B1
2A1
35
14
2B1
1A2
44
5
1B2
2A2
33
16
2B2
2A7
1A3
43
6
1B3
2A3
32
17
2B3
SW00196
1A4
41
8
1B4
2A4
30
19
2B4
BUS HOLD CIRCUIT
V
CC
1A5
40
9
1B5
2A5
29
20
2B5
1A6
38
11
1B6
2A6
27
22
2B6
1A7
37
12
1B7
2A7
26
23
2B7
Data Input
To internal circuit
SW00197
FUNCTION TABLE
INPUTS
nOE
L
L
H
nDIR
L
H
X
INPUTS/OUTPUT
nAn
A=B
inputs
Z
nBn
inputs
B=A
Z
SW00044
H = HIGH voltage level
L = LOW voltage level
X = don’t care
Z = high impedance OFF–state
1998 Jun 29
3
Philips Semiconductors
Product specification
16-bit bus transceiver with direction pin and
30Ω termination resistor (3-State)
74ALVCH162245
RECOMMENDED OPERATING CONDITIONS
LIMITS
SYMBOL
PARAMETER
DC supply voltage 2.5V range (for max. speed
performance @ 30 pF output load)
V
CC
DC supply voltage 3.3V range (for max. speed
performance @ 50 pF output load)
DC Input voltage range
DC output voltage range
Operating free-air temperature range
Input rise and fall times
V
CC
= 2.3 to 3.0V
V
CC
= 3.0 to 3.6V
CONDITIONS
MIN
2.3
3.0
0
0
–40
0
0
MAX
2.7
V
3.6
V
CC
V
CC
+85
20
10
V
V
°C
ns/V
UNIT
V
I
V
O
T
amb
t
r
, t
f
ABSOLUTE MAXIMUM RATINGS
In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)
SYMBOL
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
GND
, I
CC
T
stg
P
TOT
PARAMETER
DC supply voltage
DC input diode current
DC in ut voltage
input
DC output diode current
DC output voltage
DC output source or sink current
DC V
CC
or GND current
Storage temperature range
Power dissipation per package
–plastic medium-shrink (SSOP)
–plastic thin-medium-shrink (TSSOP)
For temperature range: –40 to +125
°C
above +55°C derate linearly with 11.3 mW/K
above +55°C derate linearly with 8 mW/K
V
I
t0
For data inputs with bus hold
1
For control pins
1
V
O
uV
CC
or V
O
t
0
Note 1
V
O
= 0 to V
CC
CONDITIONS
RATING
–0.5 to +4.6
–50
–0.5 to V
CC
+0.5
–0.5 to +4.6
"50
–0.5 to V
CC
+0.5
"50
"100
–65 to +150
850
600
UNIT
V
mA
V
mA
V
mA
mA
°C
mW
NOTE:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
1998 Jun 29
4
Philips Semiconductors
Product specification
16-bit bus transceiver with direction pin and
30Ω termination resistor (3-State)
74ALVCH162245
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
MIN
V
IH
HIGH level Input voltage
V
CC
= 2.3 to 2.7V
V
CC
= 2.7 to 3.6V
LOW level Input voltage
V
CC
= 2.3 to 2.7V
V
CC
= 2.7 to 3.6V
V
CC
= 2 3 to 3 6V; V
I
= V
IH
or V
IL
; I
O
= –100µA
100µA
2.3 3.6V;
V
CC
= 2.3V; V
I
= V
IH
or V
IL
; I
O
= –4mA
V
CC
= 2.3V; V
I
= V
IH
or V
IL
; I
O
= –6mA
V
OH
HIGH level output voltage
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= –4mA
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= –8mA
V
CC
= 3.0V; V
I
= V
IH
or V
IL
; I
O
= –6mA
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= –12mA
V
CC
= 2 3 to 3 6V; V
I
= V
IH
or V
IL
; I
O
= 100µA
2.3 3.6V;
V
CC
= 2.3V; V
I
= V
IH
or V
IL
; I
O
= 4mA
V
CC
= 2.3V; V
I
= V
IH
or V
IL
; I
O
= 6mA
V
OL
LOW level output voltage
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= 4mA
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= 8mA
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 6mA
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 12mA
I
I
I
OZ
I
CC
∆I
CC
I
BHL2
Input leakage current per data pin
with bus hold
3-State output OFF-state current
Quiescent supply current
Additional quiescent supply current
given per data I/O pin with bus hold
Bus hold LOW sustaining current
V
CC
= 2 3 to 3 6V;
2.3 3.6V;
V
I
= V
CC
or GND
V
CC
= 2.3 to 3.6V; V
I
= V
IH
or V
IL
;
V
O
= V
CC
or GND
V
CC
= 2.3 to 3.6V; V
I
= V
CC
or GND; I
O
= 0
V
CC
= 2.3V to 3.6V; V
I
= V
CC
– 0.6V; I
O
= 0
V
CC
= 2.3V; V
I
= 0.7V
V
CC
= 3.0V; V
I
= 0.8V
Bus hold HIGH sustaining current
Bus hold LOW overdrive current
Bus hold HIGH overdrive current
V
CC
= 2.3V; V
I
= 1.7V
V
CC
= 3.0V; V
I
= 2.0V
V
CC
= 3.6V
V
CC
= 3.6V
45
75
–45
–75
500
–500
–175
V
CC
*0.2
02
V
CC*
0.4
V
CC*
0.6
V
CC*
0.5
V
CC*
0.7
V
CC*
0.6
V
CC
*1.0
1.7
2.0
TYP
1
1.2
V
1.5
1.2
1.5
V
CC
V
CC*
0.11
V
CC*
0.17
V
CC*
0.09
V
CC*
0.19
V
CC*
0.13
V
CC*
0.27
GND
0.07
0.11
0.06
0.13
0.09
0.19
0.1
0.1
0.2
150
–
150
0.20
0 20
0.40
0.55
0.40
0.60
0.55
0.80
5
10
40
750
µ
µA
µA
µA
µA
µA
V
V
0.7
V
0.8
MAX
UNIT
V
IL
I
BHH2
I
BHLO2
I
BHHO2
µA
µA
µA
NOTES:
1. All typical values are at T
amb
= 25°C.
2. Valid for data inputs of bus hold parts.
1998 Jun 29
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
