LAN83C175
ADVANCE INFORMATION
LAN83C175 - EPIC/C
Ethernet CARDBUS Integrated Controller With
Modem Support
FEATURES
•
•
•
•
•
IEEE 802.3 Compliant 10/100 Mb/s
Ethernet Controller
Fully Compliant Glueless Integrated
CardBus Interface
Secondary 8 Bit interface to Support Multi-
function CardBus Adpaters Including LAN /
Rockwell or Lucent Modem Combinations
Supports 3.3V or 5V Modem and Physical
Layer Interface
10Base-T Physical Layer Digital Support
-
Smart Squelch Digital Noise Filter and
Receive and Collision Input to Reject
Both Analog and Digital Noise on
Twisted Pair Receive Inputs
-
10Mbps Manchester Encoding /
Decoding with Receive Clock
Recovery
-
Automatic Polarity Detection
-
Full Duplex Support
Scatter/Gather DMA Capability
Supports Chaining of Transmit Packets
Optional Early Transmit and Early Receive
Optional Receive Lookahead Buffering
Mode
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
4.5Kbyte On-Chip Receive Buffer and
1.5Kbyte On-Chip Transmit Buffer
Eliminate Bus Latency Issues
Automatic Rejection of Runt Packets
Automatic Retransmission of Collision
Frames from Internal Buffer
Automatic Padding of Short Frames
Big or Little Endian Byte Ordering
Capable of Supporting 64Kbyte Expansion
Boot ROM
IEEE Standard MII Interface to Physical
Layer
Interface to LAN83C694 Shares MII Pins
Serial MII Management Interface
Interface to an 8 Bit Parallel EEPROM for
Storage and Retrieval of LAN Address and
Configuration Information
On-Chip Clock Multiplier
Low Power Sleep Mode and Extended
Power Management Features
Internal and External Loopback Diagnostic
Functions
Simple I/O Pin Mapping Scheme to
Facilitate In-Circuit Test
Single 3.3V Supply
208 Pin TQFP Package
•
•
•
•
TABLE OF CONTENTS
FEATURES ........................................................................................................................................1
GENERAL DESCRIPTION .................................................................................................................3
PIN CONFIGURATION.......................................................................................................................5
DESCRIPTION OF PIN FUNCTIONS .................................................................................................6
FUNCTIONAL DESCRIPTION............................................................................................................9
DMA OPERATION............................................................................................................................11
TRANSMIT DMA ..............................................................................................................................11
RECEIVE DMA.................................................................................................................................17
TRANSMIT/RECEIVE ARBITRATION FOR C
ARD
B
US
BUS...............................................................25
BIG/LITTLE ENDIAN SUPPORT.......................................................................................................25
MAC O
PERATION
................................................................................................................................28
MAC R
ECEIVER
..................................................................................................................................28
MAC TRANSMITTER........................................................................................................................30
MII MANAGEMENT INTERFACE......................................................................................................32
EEPROM INTERFACE .....................................................................................................................32
POWER DOWN MODE ....................................................................................................................34
JUMPER OPTIONS ..........................................................................................................................34
SOFT RESET...................................................................................................................................34
CONFIGURATION ...........................................................................................................................35
M
APPING OF
ROM
AND
C
ONTROL
F
UNCTIONS
.........................................................................................35
R
EGISTER
M
AP
/C
ONTROL
R
EGISTER
D
ECODE
..........................................................................................37
REGISTER DESCRIPTIONS/CONTROL REGISTERS .....................................................................38
MODEM AND EXTERNAL FLASH RAM INTERFACE AND CONTROL ...........................................64
MODEM REGISTERS MAP .............................................................................................................64
M
ODEM
R
EGISTERS
B
ITS
D
ESCRIPTION
...................................................................................................65
P
HYSICAL
C
ONNECTION
........................................................................................................................68
M
ODEM AND
RAM A
CCESS
T
IMING
.........................................................................................................68
OPERATIONAL DESCRIPTION .......................................................................................................69
M
AXIMUM
G
UARANTEED
R
ATINGS
...........................................................................................................69
DC E
LECTRICAL
C
HARACTERISTICS
........................................................................................................69
TIMING DIAGRAMS ........................................................................................................................71
80 Arkay Drive
Hauppauge, NY. 11788
(516) 435-6000
FAX (516) 273-3123
2
GENERAL DESCRIPTION
The LAN83C175 EPIC/C is a high-performance
Low CPU Utilization Ethernet network controller
designed to interface directly to the CardBus
Local Bus on one side and to the 802.3 standard
Media Independent Interface (MII) on the other
side.
The network interface can also be
configured to communicate directly with the
LAN83C694 10BASE-T transceiver.
The LAN83C175 implements 802.3 Media
Access Control functions. It is capable of
running at Ethernet rates of both 100Mbps and
10Mbps. An MII compliant serial management
interface is provided to control external media
dependent transceivers. The LAN83C175 is a
two channel bus master (one for transmit, one
for receive) capable of transferring data at the
maximum CardBus transfer rate of 132Mbps.
The LAN83C175 has several features designed
to maximize throughput and minimize CPU
utilization, including the optional Receive
Lookahead Buffering Mode, which eliminates the
need to re-copy the data from one host memory
location to another.
The LAN83C175 also includes a secondary
general purpose 8-bit interface with appropriate
registers, address lines and control lines. This
secondary interface provides all of the signals
required to implement a secondary function on
a CardBus adpater. An example of such a
secondary function is a 33.6Kbps or higher
speed modem design based on a Rockewell or
Lucent modem chip set.
3
Epic/C
RDYM
AUDIOIN
RINGIN
RINGOUT
MPWRDWN
IREQM
MRESET_N
MCS_N
RDYM
AUDIO
RINGIN
RINGOUT
PWRDWN
HINT
~RESET
~HCS
MA(x:0)
Cardbus
Cardbus
Interface
MA(15:0)
MD(7:0)
WR_N
RD_N
RAMCS_N
HA(x:0)
HD(7:0)
~HWT
~HRD
Physical Layer
Interface
Modem
PHY
ADDR(15:0)
DATA(7:0)
RAMWE_N
RAMOE_N
RAMCS_N
RAM
FIGURE 1 - LAN83C175 SYSTEM DIAGRAM
4
VDD
PHY
GND
N/C
COL
TX_CLK
FETPWR_PHY
GND
X20
VDD
3.3
VDD
3.3
BIAS
ZENER
GND
CLK25IN
nPHY_PWRDWN
GND
694nEN
VDD
PHY
694nLNK
TEST
GPIO1
GPIO2
N/C
VDD
3.3
GND
GND
nCINT
nRST
GND
CBCLK
VDD
3.3
nCCLKRUN
nCGNT
GND
nCREQ
VDD
3.3
N/C
GND
CAD31
CAD30
VDD
3.3
CAD29
GND
CAD28
CAD27
VDD
3.3
CAD26
CAD25
GND
STATCHG
VDD
3.3
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
PIN CONFIGURATION
LAN83C175
208 Pin TQFP
5
VDD
3.3
GND
N/C
AUDIOOUT
VDD
3.3
CAD24
nCBE3
GND
CAD23
CAD22
CAD21
VDD
3.3
CAD20
CAD19
GND
CAD18
CAD17
GND
CAD16
nCBE2
VDD
3.3
nCFRAME
nCIRDY
GND
N/C
nCTRDY
nCDEVSEL
VDD
3.3
nCSTOP
nCBLOCK
GND
nCPERR
nCSERR
VDD
3.3
CPAR
nCBE1
GND
VDD
3.3
CAD15
CAD14
GND
CAD13
CAD12
VDD
3.3
CAD11
N/C
GND
CAD10
CAD9
CAD8
VDD
3.3
GND
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
156
155
154
153
152
151
150
149
148
147
146
145
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
VDD
MOD
GND
N/C
MD1/JMP1
MD0/JMP0
MA15
MA14
N/C
MA13
MA12
VDD
3.3
MA11
GND
MA10
VDD
MOD
MA9
VDD
MOD
MA8
GND
MA7
MA6
GND
MA5
MA4
GND
MA3
MA2
MA1
MA0
N/C
GND
VDD
3.3
GND
N/C
VDD
3.3
CAD0
CAD1
GND
CAD2
CAD3
GND
VDD
3.3
CAD4
CAD5
GND
CAD6
N/C
VDD
3.3
CAD7
nCBE0
GND
VDD
3.3
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
VDD
PHY
GND
RX_CLK
VDD
3.3
RX_DV
RX_ER
MDATA
GND
MCLK
PHYRST
TX_EN
GND
TXD3
TXD2
GND
TXD1
TXD0
VDDPHY
GND
RXD3
RXD2
VDD
PHY
RXD1
RXD0
CRS
N/C
N/C
FETPWRM
POWERDWNM
nRESETM
RINGOUT
nROMCS
nCSM
N/C
VDD
3.3
nMEMRD
nMEMWR
VDD
MOD
RINGIN
AUDIOIN
IREQM
GND
RDYM
MD7
MD6
GND
MD5
MD4
MD3
MD2/JMP2
GND
VDD
MOD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
