74VHC74FT
CMOS Digital Integrated Circuits
Silicon Monolithic
74VHC74FT
1. Functional Description
•
Dual D-Type Flip-Flop with Preset and Clear
2. General
The 74VHC74FT is an advanced high speed CMOS D-FLIP FLOP fabricated with silicon gate C
2
MOS technology.
It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS
low power dissipation.
The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of
the CK pulse.
CLR and PR are independent of the CK and are accomplished by setting the appropriate input low.
An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply
voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up.
This circuit prevents device destruction due to mismatched supply and input voltages.
3. Features
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
AEC-Q100 (Rev. H) (Note 1)
Wide operating temperature range: T
opr
= -40 to 125
High speed: f
MAX
= 170 MHz (typ.) at V
CC
= 5.0 V
Low power dissipation: I
CC
= 2.0
µA
(max) at T
a
= 25
High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(min)
Power-down protection is provided on all inputs.
Balanced propagation delays: t
PLH
≈
t
PHL
Wide operating voltage range: V
CC(opr)
= 2.0 V to 5.5 V
(9) Pin and function compatible with the 74 series (74AC/HC/AHC etc.) 74 type.
Note 1: This device is compliant with the reliability requirements of AEC-Q100. For details, contact your Toshiba sales
representative.
4. Packaging
TSSOP14B
Start of commercial production
©2016 Toshiba Corporation
1
2013-05
2017-02-22
Rev.5.0
74VHC74FT
5. Pin Assignment
6. Marking
7. IEC Logic Symbol
8. Truth Table
X:
Don't care
©2016 Toshiba Corporation
2
2017-02-22
Rev.5.0
74VHC74FT
9. Absolute Maximum Ratings (Note)
Characteristics
Supply voltage
Input voltage
Output voltage
Input diode current
Output diode current
Output current
V
CC
/ground current
Power dissipation
Storage temperature
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
I
CC
P
D
T
stg
(Note 1)
Note
Rating
-0.5 to 7.0
-0.5 to 7.0
-0.5 to V
CC
+ 0.5
-20
±20
±25
±50
180
-65 to 150
Unit
V
V
V
mA
mA
mA
mA
mW
Note:
Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even
destruction.
Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the
significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even
if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum
ratings and the operating ranges.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test report
and estimated failure rate, etc).
Note 1: 180 mW in the range of T
a
= -40 to 85
.
From T
a
= 85 to 125
a derating factor of -3.25 mW/ shall be
applied until 50 mW.
10. Operating Ranges (Note)
Characteristics
Supply voltage
Input voltage
Output voltage
Operating temperature
Input rise and fall times
Symbol
V
CC
V
IN
V
OUT
T
opr
dt/dv
V
CC
= 3.3
±
0.3 V
V
CC
= 5.0
±
0.5 V
Test Condition
Rating
2.0 to 5.5
0 to 5.5
0 to V
CC
-40 to 125
0 to 100
0 to 20
Unit
V
V
V
ns/V
Note:
The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either V
CC
or GND.
©2016 Toshiba Corporation
3
2017-02-22
Rev.5.0
74VHC74FT
11. Electrical Characteristics
11.1. DC Characteristics (Unless otherwise specified, T
a
= 25
)
Characteristics
High-level input voltage
Low-level input voltage
High-level output voltage
Symbol
V
IH
V
IL
V
OH
Test Condition
V
CC
(V)
2.0
3.0 to 5.5
2.0
3.0 to 5.5
V
IN
= V
IH
or V
IL
I
OH
= -50
µA
2.0
3.0
4.5
I
OH
= -4 mA
I
OH
= -8 mA
Low-level output voltage
V
OL
V
IN
= V
IH
or V
IL
I
OL
= 50
µA
3.0
4.5
2.0
3.0
4.5
I
OL
= 4 mA
I
OL
= 8 mA
Input leakage current
Quiescent supply current
I
IN
I
CC
V
IN
= 5.5 V or GND
V
IN
= V
CC
or GND
3.0
4.5
0 to 5.5
5.5
Min
1.50
V
CC
×
0.7
1.9
2.9
4.4
2.58
3.94
Typ.
2.0
3.0
4.5
0.0
0.0
0.0
Max
0.50
V
CC
×
0.3
0.1
0.1
0.1
0.36
0.36
±0.1
2.0
µA
V
V
V
Unit
V
11.2. DC Characteristics (Unless otherwise specified, T
a
= -40 to 85
)
Characteristics
High-level input voltage
Low-level input voltage
High-level output voltage
Symbol
V
IH
V
IL
V
OH
Test Condition
V
CC
(V)
2.0
3.0 to 5.5
2.0
3.0 to 5.5
V
IN
= V
IH
or V
IL
I
OH
= -50
µA
2.0
3.0
4.5
I
OH
= -4 mA
I
OH
= -8 mA
Low-level output voltage
V
OL
V
IN
= V
IH
or V
IL
I
OL
= 50
µA
3.0
4.5
2.0
3.0
4.5
I
OL
= 4 mA
I
OL
= 8 mA
Input leakage current
Quiescent supply current
I
IN
I
CC
V
IN
= 5.5 V or GND
V
IN
= V
CC
or GND
3.0
4.5
0 to 5.5
5.5
Min
1.50
V
CC
×
0.7
1.9
2.9
4.4
2.48
3.80
Max
0.50
V
CC
×
0.3
0.1
0.1
0.1
0.44
0.44
±1.0
20.0
µA
V
V
V
Unit
V
©2016 Toshiba Corporation
4
2017-02-22
Rev.5.0
74VHC74FT
11.3. DC Characteristics (Unless otherwise specified, T
a
= -40 to 125
)
Characteristics
High-level input voltage
Low-level input voltage
High-level output voltage
Symbol
V
IH
V
IL
V
OH
Test Condition
V
CC
(V)
2.0
3.0 to 5.5
2.0
3.0 to 5.5
V
IN
= V
IH
or V
IL
I
OH
= -50
µA
2.0
3.0
4.5
I
OH
= -4 mA
I
OH
= -8 mA
Low-level output voltage
V
OL
V
IN
= V
IH
or V
IL
I
OL
= 50
µA
3.0
4.5
2.0
3.0
4.5
I
OL
= 4 mA
I
OL
= 8 mA
Input leakage current
Quiescent supply current
I
IN
I
CC
V
IN
= 5.5 V or GND
V
IN
= V
CC
or GND
3.0
4.5
0 to 5.5
5.5
Min
1.50
V
CC
×
0.7
1.9
2.9
4.4
2.40
3.70
Max
0.50
V
CC
×
0.3
0.1
0.1
0.1
0.55
0.55
±2.0
40.0
µA
µA
V
V
V
Unit
V
25
11.4. Timing Requirements (Unless otherwise specified, T
a
= 25
, Input: t
r
= t
f
= 3 ns)
Characteristics
Minimum pulse width
(CK)
Minimum pulse width
(CLR,PR)
Minimum setup time
Minimum hold time
Minimum removal time
(CLR,PR)
Symbol
t
w(L)
,t
w(H)
t
w(L)
t
S
t
h
t
rem
Test Condition
V
CC
(V)
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
Limit
6.0
5.0
6.0
5.0
6.0
5.0
0.5
0.5
5.0
3.0
ns
ns
ns
ns
Unit
ns
11.5. Timing Requirements
(Unless otherwise specified, T
a
= -40 to 85
, Input: t
r
= t
f
= 3 ns)
85
Characteristics
Minimum pulse width
(CK)
Minimum pulse width
(CLR,PR)
Minimum setup time
Minimum hold time
Minimum removal time
(CLR,PR)
Symbol
t
w(L)
,t
w(H)
t
w(L)
t
S
t
h
t
rem
Test Condition
V
CC
(V)
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
Limit
7.0
5.0
7.0
5.0
7.0
5.0
0.5
0.5
5.0
3.0
ns
ns
ns
ns
Unit
ns
©2016 Toshiba Corporation
5
2017-02-22
Rev.5.0
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
