November 5, 2010
Datasheet No. – PD97438
IRS2053MPbF
3 CH Digital Audio Amplifier
Features
Product Summary
Topology
V
OFFSET (max)
I
O+
& I
O-
(typical)
Selectable deadtime
DC offset
Error amplifier open loop gain
Half-Bridge
+/- 100 V
0.5 A & 0.6 A
45/65/85/105 ns
<20 mV
>60 dB
•
3 channel integrated analog input Class D audio
amplifier drivers
•
Versatile protection control enabling latched, non-
latched, or host controlled shutdown function
•
DC offset detection input
•
Clipping detection
•
Thermal sensor inputs
•
Fault output
•
Programmable over current protection
•
Programmable dead-time generation
•
Startup click noise reduction
•
Under voltage protection
•
High noise immunity
•
RoHS compliant
Package
Note
The IRS2053M digital audio driver is a three channel
Class D audio driver housed in a 48 pin MLPQ. The
IRS2053M features clipping detection outputs, DC
offset detection input, over temperature sensor
inputs and a fault reporting output.
MLPQ48 (7x7 mm, 0.50 mm pitch)
Typical Connection
SIGNAL GND
CH1 INPUT
CH2 INPUT
CLK INPUT
(optional)
FAULT
CH1 CLIP
CH2 CLIP
CH3 CLIP
CH3 INPUT
+5V
-5V
VCC
+B
CH2 OUTPUT
CH1 OUTPUT
-B
POWER GND
CH3 OUTPUT
www.irf.com
© 2010 International Rectifier
1
IRS2053MPbF
Table of Contents
Description
Qualification Information
Absolute Maximum Ratings
Recommended Operating Conditions
Electrical Characteristics
Functional Block Diagram
Input/Output Pin Equivalent Circuit Diagram
Lead Definitions
Lead Assignments
Application Information and Additional Details
Package Details
Tape and Reel Details
Part Marking Information
Ordering Information
Page
3
4
5
7
8
12
13
15
16
17
19
20
21
22
www.irf.com
© 2010
International Rectifier
2
IRS2053MPbF
Description
The IRS2053 integrates three channels of high voltage, high performance Class D audio amplifier drivers
with PWM modulators and protections. In conjunction with external MOSFET and external components, a
complete 3 channel Class D audio amplifier can be realized. The IRS2053 is designed with floating analog
inputs and protection control interface pin especially for half bridge topology. High and low side MOSFET are
protected from over current conditions by a programmable bi-directional current sensing. Essential elements
of PWM modulator section allow flexible system design. A small MLPQ48 package enhances the benefit of
smaller size of Class D topology.
www.irf.com
© 2010
International Rectifier
3
IRS2053MPbF
Qualification Information
Qualification Level
†
Moisture Sensitivity Level
Machine Model
ESD
Human Body Model
IC Latch-Up Test
RoHS Compliant
†
††
Industrial
††
Comments: This family of ICs has passed JEDEC’s
Industrial qualification. IR’s Consumer qualification level is
granted by extension of the higher Industrial level.
MSL2
†††
, 260°C
(per IPC/JEDEC J-STD-020)
Class A
(per JEDEC standard EIA/JESD22-A115)
Class 1C
(per EIA/JEDEC standard JESD22-A114)
Class I, Level A
(per JESD78A)
Yes
Qualification standards can be found at International Rectifier’s web site
http://www.irf.com/
Higher qualification ratings may be available should the user have such requirements. Please contact
your International Rectifier sales representative for further information.
††† Higher MSL ratings may be available for the specific package types listed here. Please contact your
International Rectifier sales representative for further information.
www.irf.com
© 2010
International Rectifier
4
IRS2053MPbF
Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All
voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead.
The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air
conditions.
Symbol
V
Bn
V
Sn
V
Hon
V
CSHn
V
CCn
V
LOn
V
AA
V
SS
V
GND
COM2
I
IN-n
V
CSD
V
COMPn
V
DS
V
CLIPn
I
CLIPn
V
FAULT
I
FAULT
V
DCP
I
DCP
V
DT
V
OCSET
V
OTPn
I
AAZ
I
SSZ
I
CCZn
I
BSZn
I
OREF
dV
Sn
/dt
dV
SS
/dt
Definition
High side floating supply voltage
††
High side floating supply voltage , n=1-3
High side floating output voltage, n=1-3
CSH pin input voltage, n=1-3
††
Low side fixed supply voltage , n=1-2
Low side output voltage, n=1-3
††
Floating input positive supply voltage
Floating input negative supply voltage
Floating input supply ground voltage
Low side output supply return
Inverting input current , n=1-3
SD pin input voltage
COMP pin input voltage, n=1-3
DS pin input voltage
CLIP pin input voltage
CLIP pin sinking current
FAULT pin input voltage
FAULT pin sinking current
DCP pin input voltage
DCP pin sinking/sourcing current
DT pin input voltage
OCSET pin input voltage
OTP pin input voltage
Floating input positive supply zener clamp current
(N t 2) input negative supply zener clamp current
Floating
†††
(N t 2)
Low side supply zener clamp current , n=1-2
Floating supply zener clamp current , n=1-3
Reference output current
Allowable Vs voltage slew rate, n=1-3
†††
Allowable Vss voltage slew rate
†††
†
††
Min.
-0.3
V
Bn
-15
V
Sn
-0.3
V
Sn
-0.3
-0.3
-0.3
(See I
AAZ
)
-1
(See I
SSZ
)
V
SS
-0.3
(See I
SSZ
)
-0.3
-
V
SS
-0.3
V
SS
-0.3
V
SS
-0.3
V
SS
-0.3
-
V
SS
-0.3
-
(See I
DCP
)
-1
-0.3
-0.3
-0.3
-
-
-
-
-
-
-
Max.
215
V
Bn
+0.3
V
Bn
+0.3
V
Bn
+0.3
20
VCC2 +0.3
210
GND +0.3
V
AA
+0.3
(See I
AAZ
)
+0.3
±3
V
AA
+0.3
V
AA
+0.3
V
AA
+0.3
V
AA
+0.3
5
V
AA
+0.3
5
(See I
DCP
)
1
V
CC
+0.3
V
CC
+0.3
V
CC
+0.3
20
20
10
10
5
50
50
Units
V
V
V
V
V
V
V
V
V
V
mA
V
V
V
V
mA
V
mA
V
mA
V
V
V
mA
mA
mA
mA
mA
V/ns
V/ms
www.irf.com
© 2010
International Rectifier
5
电源技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
