19-2544; Rev 1; 12/02
LVECL/LVPECL 1:15 Differential
Divide-by-1/Divide-by-2 Clock Driver
General Description
The MAX9322 low-skew 1:15 differential clock driver
reproduces or divides one of two differential input clocks
at 15 differential outputs. An input multiplexer selects from
one of two input clocks with input switching frequency in
excess of 1.0GHz. The 15 outputs are arranged in four
banks with 2, 3, 4, and 6 outputs, respectively. Each
output bank is individually programmable to provide a
divide-by-1 or divide-by-2 frequency function.
The MAX9322 operates in LVPECL systems with a
+2.375V to +3.8V supply or in LVECL systems with a
-2.375V to -3.8V supply. A V
BB
reference output pro-
vides compatibility with single-ended clock input sig-
nals and a master reset input provides a simultaneous
reset on all outputs.
The MAX9322 is available in 52-pin TQFP and 68-pin
QFN packages and is specified for operation over
-40°C to +85°C. For 1:10 clock drivers, refer to the
MAX9311/MAX9313 data sheet. For 1:5 clock drivers,
refer to the MAX9316 data sheet.
o
300mV Differential Output at 1.0GHz
o
900ps Propagation Delay
o
Selectable Divide-by-1 or Divide-by-2 Frequency
Outputs
o
Multiplexed 2:1 Input Function
o
LVECL Operation from V
EE
= -2.375V to -3.8V
o
LVPECL Operation from V
CC
= +2.375V to +3.8V
o
ESD Protection: > 2kV Human Body Model
Features
o
1.2ps (RMS) Maximum Random Jitter
MAX9322
Ordering Information
PART
MAX9322ECY
MAX9322ETK*
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
PIN-
PACKAGE
52 TQFP
68 QFN
Applications
Precision Clock Distribution
Low-Jitter Data Repeaters
Central-Office Backplane Clock Distribution
DSLAM Backplane
Base Stations
ATE
*Future
product—contact factory for availability.
Pin Configurations
TOP VIEW
VCCO
VCCO
VCCO
40
39
VCCO
2
38
QC0
3
37
QC0
4
36
QC1
5
35
QC1
6
7
8
32
QC3
9
31
QC3
30
VCCO
29
N.C.
34
QC2
33
QC2
28
N.C.
27
VCCO
26
QA0
QA0
QA1
QA1
QB0
QB0
QB1
QB1
QB2
42
24
52
51
50
49
48
47
46
45
44
43
41
V
CC
MR
FSELA
1
Typical Operating Circuit
FSELB
CLK0
CLK0
CLK_SEL
CLK1
MAX9322
MAX9322
Z
O
= 50Ω
Q_
RECEIVER
CLK1
V
BB
10
FSELC
11
FSELD
12
Z
O
= 50Ω
Q_
V
EE
13
14
15
16
17
18
19
20
21
22
23
QD5
QD5
QD4
QD4
QD3
QD3
QD2
QD2
QD1
QD1
QD0
QB2
25
50Ω
50Ω
VCCO
TQFP
V
TT
= V
CC
- 2.0V
Pin Configurations continued at end of data sheet.
________________________________________________________________
Maxim Integrated Products
QD0
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
LVECL/LVPECL 1:15 Differential
Divide-by-1/Divide-by-2 Clock Driver
MAX9322
ABSOLUTE MAXIMUM RATINGS
V
CC
to V
EE
.............................................................................4.1V
Inputs and Outputs to V
EE
..........................-0.3V to (V
CC
+ 0.3V)
Differential Input Magnitude............Lower of (V
CC
- V
EE
) and 3V
Continuous Output Current .................................................50mA
Surge Output Current........................................................100mA
V
BB
Sink/Source Current ...............................................±0.65mA
Continuous Power Dissipation (T
A
= +70°C)
Single-Layer PC Board
52-Pin TQFP (derate 15.4mW/°C above +70°C).....1230.8mW
68-Lead QFN (derate 27.8mW/°C above +70°C) ...2222.2mW
Multilayer PC Board
52-Pin TQFP (derate 19.1mW/°C above +70°C).....1529.6mW
68-Lead QFN (derate 38.5mW/°C above +70°C) ...3076.9mW
Junction-to-Ambient Thermal Resistance in Still Air
Single-Layer PC Board
52-Pin TQFP...............................................................+65°C/W
68-Lead QFN .............................................................+36°C/W
Multilayer PC Board
52-Pin TQFP............................................................+52.3°C/W
68-Lead QFN .............................................................+26°C/W
Junction-to-Ambient Thermal Resistance with 500 LFPM Airflow
Single-Layer PC Board
52-Pin TQFP...............................................................+50°C/W
68-Lead QFN .............................................................+27°C/W
Multilayer PC Board
52-Pin TQFP...............................................................+40°C/W
68-Lead QFN .............................................................+20°C/W
Junction-to-Case Thermal Resistance
52-Pin TQFP............................................................+12.9°C/W
68-Lead QFN ...............................................................+2°C/W
Operating Temperature Range ...........................-40°C to +85°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
ESD Protection
Human Body Model (Q_ _,
Q_ _,
CLK_SEL,
FSEL_,
CLK_,
CLK_, MR, V
BB
) ............................................±2kV
Soldering Temperature (10s) ...........................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
((V
CC
- V
EE
) = 2.375V to 3.8V, outputs loaded with 50Ω ±1% to V
CC
- 2V; CLK_SEL, FSEL_ = high or low; MR = low; |V
ID
| = 0.095V to
the lower of (V
CC
- V
EE
) and 3V. Typical values are at (V
CC
- V
EE
) = 3.3V, V
IHD
= V
CC
- 1V, V
ILD
= V
CC
- 1.5V.) (Notes 1–4)
PARAMETER
SYMBOL
CONDITIONS
-40°C
MIN
V
CC
-
1.155
V
CC
-
1.81
-15
TYP
MAX
V
CC
-
0.88
MIN
V
CC
-
1.155
+25°C
TYP
MAX
MIN
+85°C
TYP
MAX
V
CC
-
0.88
V
CC
-
1.505
+150
UNITS
SINGLE-ENDED INPUT (MR, FSEL_, CLK_SEL)
Input High Voltage
Input Low Voltage
Input Current
V
IH1
V
IL1
I
IN1
Figure 1
Figure 1
V
CC
- V
CC
-
0.88
1.155
V
CC
- V
CC
-
1.505 1.81
+150
-15
V
V
µA
V
CC
- V
CC
-
1.505 1.81
+150
-15
MR, FSEL_, CLK_SEL
= V
IL
or V
IH
DIFFERENTIAL INPUT (CLK_,
CLK_)
Single-Ended Input
High Voltage
Single-Ended Input
Low Voltage
High Voltage of
Differential Input
Low Voltage of
Differential Input
V
IH2
V
IL2
V
IHD
V
ILD
Figure 1
Figure 1
V
CC
-
1.155
V
CC
-
1.81
V
EE
+
1.2
V
EE
V
CC
- V
CC
-
0.88 1.155
V
CC
- V
CC
-
1.505 1.81
V
CC
V
CC
-
0.095
V
EE
+
1.2
V
EE
V
CC
- V
CC
-
0.88 1.155
V
CC
- V
CC
-
1.505 1.81
V
CC
V
CC
-
0.095
V
EE
+
1.2
V
EE
V
CC
-
0.88
V
CC
-
1.505
V
CC
V
CC
-
0.095
V
V
V
V
2
_______________________________________________________________________________________
LVECL/LVPECL 1:15 Differential
Divide-by-1/Divide-by-2 Clock Driver
DC ELECTRICAL CHARACTERISTICS (continued)
((V
CC
- V
EE
) = 2.375V to 3.8V, outputs loaded with 50Ω ±1% to V
CC
- 2V; CLK_SEL, FSEL_ = high or low; MR = low; |V
ID
| = 0.095V to
the lower of (V
CC
- V
EE
) and 3V. Typical values are at (V
CC
- V
EE
) = 3.3V, V
IHD
= V
CC
- 1V, V
ILD
= V
CC
- 1.5V.) (Notes 1–4)
PARAMETER
SYMBOL
CONDITIONS
For V
CC
- V
EE
< 3.0V
For V
CC
- V
EE
≥
3.0V
CLK_,
CLK_
=
V
IHD
or V
ILD
-40°C
MIN
0.095
0.095
-150
TYP
MAX
MIN
V
CC
-
0.095
V
EE
3.0
+150
0.095
-150
+25°C
TYP
MAX
MIN
V
CC
-
0.095
V
EE
3.0
+150
0.095
-150
+85°C
TYP
MAX
V
CC
-
V
EE
V
3.0
+150
µA
UNITS
MAX9322
Differential Input
Voltage
V
IHD
-
V
ILD
Input Current
OUTPUTS (Q_,
Q_)
Single-Ended
Output High
Voltage
Single-Ended
Output Low
Voltage
Differential Output
Voltage
REFERENCE
Reference Voltage
Output
SUPPLY
Supply Current
I
IN2
V
OH
Figure 1
V
CC
-
1.085
V
CC
- V
CC
-
0.880 1.025
V
CC
- V
CC
-
0.880 1.025
V
CC
-
0.880
V
V
OL
V
OH
-
V
OL
Figure 1
V
CC
-
1.810
500
V
CC
- V
CC
-
1.52 1.810
600
V
CC
- V
CC
-
1.620 1.810
600
V
CC
-
1.620
V
Figure 1
mV
V
BB
I
BB
=
±0.5mA
(Note 5)
(Note 6)
V
CC
-
1.41
50
V
CC
- V
CC
-
1.25 1.41
85
66
V
CC
- V
CC
-
1.25 1.41
115
80
V
CC
-
1.25
130
V
I
EE
mA
_______________________________________________________________________________________
3
LVECL/LVPECL 1:15 Differential
Divide-by-1/Divide-by-2 Clock Driver
MAX9322
AC ELECTRICAL CHARACTERISTICS
((V
CC
- V
EE
) = 2.375V to 3.8V; outputs loaded with 50Ω ±1% to V
CC
- 2V; input frequency
≤
1000MHz; input transition time = 125ps
(20% to 80%); CLK_SEL, FSEL_ = high or low, MR = low; V
IHD
= V
EE
+ 1.2V to V
CC
; V
ILD
= V
EE
to V
CC
- 0.4V; V
IHD
- V
ILD
= 0.4V to
1V. Typical values are at (V
CC
- V
EE
) = 3.3V, V
IHD
= V
CC
- 1V, V
ILD
= V
CC
- 1.5V.) (Note 7)
PARAMETER
Differential Input-to-
Output Delay
Single-Ended
CLK_/CLK_ to
Output Delay
MR to Output
Delay
Output-to-Output
Skew
Added Random
Jitter
SYMBOL
t
PLHD
,
t
PHLD
t
PHLS
,
t
PLHS
t
PD
t
SKOO
CONDITION
MIN
Figure 2
700
-40°C
TYP
900
MAX
1150
MIN
725
+25°C
TYP
900
MAX
1180
MIN
750
+85°C
TYP
950
MAX
1225
UNITS
ps
Figure 1
700
900
1170
700
900
1175
725
950
1250
ps
Figure 3
(Note 8)
f
IN
= 1.0GHz
clock pattern
(Note 9)
1Gbps 2
23
- 1
PRBS pattern
(Note 9)
V
OD
> 300mV
450
930
85
450
930
56
450
930
50
ps
ps
ps
(RMS)
t
RJ
1.2
1.2
1.2
Added
Deterministic Jitter
Switching
Frequency
Differential Output
Rise and Fall Time
(20% to 80%)
t
DJ
61
61
61
ps
P-P
f
MAX
1.0
1.0
1.0
GHz
t
R
, t
F
Figure 2
200
260
400
200
260
400
200
240
400
ps
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Measurements are made with the device in thermal equilibrium.
Current into a pin is defined as positive. Current out of a pin is defined as negative.
Single-ended CLK_,
CLK_
input operation is limited to V
CC
- V
EE
= 3.0V to 3.8V.
DC parameters are production tested at T
A
= +25°C and guaranteed by design over the full operating temperature range.
Use V
BB
as a reference for inputs of the same device only.
All pins open except V
CC
and V
EE
.
Guaranteed by design and characterization. Limits are set at ±6 sigma.
Measured between outputs of the same parts at the signal crossing points under identical conditions for a same-edge transition.
Device jitter added to a jitter-free input signal.
4
_______________________________________________________________________________________
LVECL/LVPECL 1:15 Differential
Divide-by-1/Divide-by-2 Clock Driver
MAX9322
Typical Operating Characteristics
(V
CC
- V
EE
= 3.3V, V
IHD
= V
CC
- 1V, V
ILD
= V
CC
- 1.5V, V
ID
= 500mV, CLK_SEL = 0, FSEL_ = 0, f
IN
= 600MHz, T
A
= +25°C, unless
otherwise noted.)
SUPPLY CURRENT, I
EE
vs. TEMPERATURE
MAX9322 toc01
OUTPUT AMPLITUDE, V
OH -
V
OL
vs. FREQUENCY
MAX9322 toc02
TRANSITION TIME vs. TEMPERATURE
MAX9322 toc03
85
800
700
OUTPUT AMPLITUDE (V)
600
500
400
300
200
100
270
260
TRANSITION TIME (ps)
250
240
230
220
210
200
t
F
t
R
75
SUPPLY CURRENT (mA)
65
55
45
35
-40
-15
10
35
60
85
TEMPERATURE (°C)
0
0
200 400 600 800 1000 1200 1400 1600
FREQUENCY (MHz)
-40
-15
10
35
60
85
TEMPERATURE (°C)
PROPAGATION DELAY vs. HIGH VOLTAGE
OF DIFFERENTIAL INPUT, V
IHD
MAX9322 toc04
PROPAGATION DELAY vs. TEMPERATURE
MAX9322 toc05
PROPAGATION DELAY
vs. DIFFERENTIAL INPUT VOLTAGE
MAX9322 toc06
910
905
PROPAGATION DELAY (ps)
900
895
890
885
880
1.2
1.5
1.8
2.1
2.4
2.7
3.0
1020
1000
PROPAGATION DELAY (ps)
980
960
940
920
900
880
860
DIFFERENTIAL CLOCK
SINGLE-ENDED CLOCK
V
IH2
= V
CC
= 1.15V
V
IL2
= V
CC
= 1.48V
950
PROPAGATION DELAY (ps)
35
60
85
910
870
830
790
750
-40
-15
10
0
0.5
1.0
1.5
2.0
2.5
3.0
TEMPERATURE (°C)
DIFFERENTIAL INPUT VOLTAGE (VIHD - VILD) (V)
3.3
V
IHD
- V
EE
(V)
_______________________________________________________________________________________
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
