PRELIMINARY
MX23L12810A
128M-BIT PAGE MODE MASK ROM (SOP)
FEATURES
• Bit organization
- 8M x 16 (word mode)
• Fast access time
- Random access:100ns (max.)
- Page access:25ns (max.)
• Page size
- 8 words per page
• Current
- Operating:25mA
- Standby:15uA
Supply voltage
- 2.7V ~ 3.6V
Package
- 44 pin SOP (500mil), Pb-free, RoHS
Temperature
- 0°C ~ 70°C
Process
- 0.18um
•
•
•
•
PIN CONFIGURATION
44 SOP
A21
A18
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE#
VSS
OE#
D0
D8
D1
D9
D2
D10
D3
D11
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A20
A19
A8
A9
A10
A11
A12
A13
A14
A15
A16
A22
VSS
D15
D7
D14
D6
D13
D5
D12
D4
VCC
PIN DESCRIPTION
Symbol
A0~A22
D0~D15
CE#
OE#
VCC
VSS
NC
Pin Function
Address Inputs
Data Outputs
Chip Enable Input
Output Enable Input
Power Supply Pin
Ground Pin
No Connection
ORDER INFORMATION
Part No.
MX23L12810AMC-10G
MX23L12810AMC-12G
Speed
100ns
120ns
Package
44 pin SOP
44 pin SOP
Grade
Commercial
Commercial
Remark
Pb-free
Pb-free
P/N:PM1227
REV. 0.04 , APR. 07, 2006
1
MX23L12810A
MODE SELECTION
CE#
H
L
L
OE#
X
H
L
D0~D15
High Z
High Z
D0~D15
Mode
-
-
Word
Power
Stand-by
Active
Active
ABSOLUTE MAXIMUM RATINGS
Item
Voltage on any Pin Relative to VSS
Ambient Operating Temperature
Storage Temperature
Symbol
VIN
Topr
Tstg
Ratings
-0.3V to 3.9V
0°C to 70°C
-65°C to 125°C
DC CHARACTERISTICS
(Ta = 0°C ~ 70°C, VCC = 2.7V~3.6V)
Item
Output High Voltage
Output Low Voltage
Input High Voltage
Input Low Voltage
Input Leakage Current
Output Leakage Current
Operating Current
Standby Current (CMOS)
Input Capacitance
Output Capacitance
Symbol
VOH
VOL
VIH
VIL
ILI
ILO
ICC
ISTB
CIN
COUT
MIN.
2.4V
-
0.7xVCC
-0.3V
-
-
-
-
-
-
MAX.
-
0.4V
VCC+0.3
0.8V
5uA
5uA
25mA
15uA
10pF
10pF
Conditions
IOH = -400uA
IOL = 1.6mA
0V, VCC
0V, VCC
f=5MHz, CE#=VIL, OE#=VIH
all output open
CE#>VCC-0.2V
Ta = 25°C, f = 1MHZ
Ta = 25°C, f = 1MHZ
AC CHARACTERISTICS
(Ta = 0°C ~ 70°C, VCC = 2.7V~3.6V)
Item
Read Cycle Time
Address Access Time
Chip Enable Access Time
Page Access Time
Output Enable Time
Output Hold After Address
Output High Z Delay
Symbol
tRC
tAA
tCE
tPA
tOE
tOH
tHZ
23L12810A-10
MIN.
MAX.
100ns
-
-
100ns
-
100ns
-
25ns
-
25ns
0ns
-
-
20ns
23L12810A-12
MIN.
MAX.
120ns
-
-
120ns
-
120ns
-
25ns
-
25ns
0ns
-
-
20ns
Note:
1. Output high-impedance delay (tHZ) is measured from OE# or CE# going high, and this parameter guaranteed by
design over the full voltage and temperature operating range - not tested.
2. Operating current is measured under Non-Return to Zero (NRZ) test pattern.
P/N:PM1227
REV. 0.04, APR. 07, 2006
2
MX23L12810A
AC Test Conditions
Input Pulse Levels
Input Rise and Fall Times
Input Timing Level
Output Timing Level
Output Load
0.4V~ 2.4V
5ns
1.5V
1.5V
See Figure
IOH (load)=-0.4mA
DOUT
IOL (load)=1.6mA
C<100pF
Note:No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
TIMING DIAGRAM
RANDOM READ
ADD
ADD
tCE
ADD
tRC
ADD
CE#
tOE
OE#
tAA
tOH
tHZ
DATA
VALID
VALID
VALID
PAGE READ
A3-A22
VALID ADD
A0,A1,A2
1'st ADD
tAA
2'nd ADD
tPA
VALID
VALID
3'rd ADD
DATA
VALID
P/N:PM1227
REV. 0.04, APR. 07, 2006
3
MX23L12810A
PACKAGE INFORMATION
P/N:PM1227
REV. 0.04, APR. 07, 2006
4
MX23L12810A
REVISION HISTORY
Revision Description
0.01
1. Added Note 2 in AC Characteristics
2. Modified Input Pulse Levels from 0V~3.0V to 0.4V~2.4V
0.02
1. Modified Operating Current from 20mA to 25mA
2. Added access time:100ns
0.03
1. Removed access time:90ns
2. Modified random read timing
0.04
1. Modified random read timing
2. Removed tAH in AC characteristics
Page
P2
P3
P1,2
P1,2
P1,2
P3
P3
P2
Date
DEC/05/2005
JAN/10/2006
FEB/15/2006
APR/07/2006
P/N:PM1227
REV. 0.04, APR. 07, 2006
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
