Preliminary Data Sheet
August 18, 2003
TAAD08JU2
T1/E1/J1 ATM Processor, Versions 2.1 and 3.1
1 Features
s
s
System-on-a-chip integrated circuit supports low-
speed ATM access for next-generation wireless
base transmission station (BTS), base station con-
troller (BSC), node-B, radio network controller
(RNC), and remote access concentrator (RAC)
applications.
IC provides an integrated octal framer that sup-
ports T1/E1/J1 formats.
Supports inverse multiplexing for ATM (IMA) over
selected group and link mappings ranging from
four two-link groups up to one eight-link group per
ATM Forum AF-PHY-0086.001.
Integrates an ATM adaptation layer 2 (AAL2) seg-
mentation and reassembly (SAR) function for sup-
port of low-speed data or voice traffic per ITU
I.363.2.
Provides AAL5 SAR functionality per ITU I.363.5.
Provides quality of service (QoS) connection iden-
tifier (CID) multiplexing per ITU I.366.1.
Enables ATM layer user network interface (UNI) or
IMA mode, selectable on a per-link basis for flexi-
ble transport of delay critical voice and data traffic.
Guarantees QoS for a variety of traffic types
(including delay-sensitive voice, real-time data,
non-real-time data, and signaling information)
through an advanced hierarchical three-level prior-
ity scheduler and per-VC queueing.
Supports 2032 bidirectional AAL2 CIDs.
Supports 2032 bidirectional high-speed data con-
nections or virtual circuits (VCs) via embedded
context memory; filters control cells and accepts
control cells via a host microprocessor interface.
On-board memory is used for connection manage-
ment and queue data storage. No external memory
is needed.
s
Software package includes the following:
— Device manager source code (C-based device
manager ready-to-use with host RTOS).
— Setup file utility to provision TAAD08JU2.
— Firmware for embedded controller (executable
binary).
— API reference manual available for device man-
ager software.
Designed in 0.16 µm, low-power CMOS
technology.
s
s
2 Physical
s
s
s
3.3 V digital I/O compatibility; 1.5 V core power
520 enhanced ball-grid array (EBGA) package
–40
o
C to +85
o
C temperature range
s
s
s
3 Standards
ITU I.363.2, ITU I.363.5, ITU I.366.1, ITU I.366.2,
ITU I.432, ITU I.361, ITU I.371, ITU G.703, ITU
G.704, ITU G.804, ITU G.732, ITU G.706, ITU I.610,
ITU G.775, ITU G.733, ITU G.735, ITU G.965,
ITU O.162,
ANSI
®
T1.403,
ANSI
T1.231,
ATM Forum AF-PHY-0086.001
ATM Forum AF-PHY-0039.000
ATM Forum AF-TM-0121.000
ETS 300.417-1-1
s
s
s
s
s
TAAD08JU2
T1/E1/J1 ATM Processor, Versions 2.1 and 3.1
Table of Contents
Contents
1
2
3
4
5
6
7
8
9
Preliminary Data Sheet
August 18, 2003
Page
10
11
12
13
Features ............................................................................................................................................................. 1
Physical .............................................................................................................................................................. 1
Standards ........................................................................................................................................................... 1
Description ....................................................................................................................................................... 11
Pin Definitions ..................................................................................................................................................12
Pin Description .................................................................................................................................................12
Package Pin Layout .........................................................................................................................................21
Block Diagram ..................................................................................................................................................27
Software Components ......................................................................................................................................28
9.1 Firmware.................................................................................................................................................29
9.2 Device Manager......................................................................................................................................29
9.3 Setup File Utility (SFU) ...........................................................................................................................30
9.4 TAAD08JU2 Application Code................................................................................................................31
9.5 System Software.....................................................................................................................................32
9.6 Software Development Environment ......................................................................................................32
9.7 Notes ......................................................................................................................................................33
Functional Overview.........................................................................................................................................34
10.1 Receive Direction Data Flow ..................................................................................................................34
10.1.1 PHY Layer ................................................................................................................................34
10.1.2 Low-Speed PHY Links ..............................................................................................................34
10.1.3 High-Speed PHY Links .............................................................................................................35
10.1.4 TC and IMA Layers...................................................................................................................35
10.1.5 ATM Layer ................................................................................................................................36
10.1.6 AAL Engine...............................................................................................................................36
10.1.7 Embedded Device Controller....................................................................................................37
10.2 Transmit Direction Data Flow..................................................................................................................37
10.2.1 SSCS/AAL Layer Interaction ....................................................................................................37
10.2.2 ATM Layer ................................................................................................................................37
10.2.3 IMA/TC Layer............................................................................................................................38
10.2.4 PHY Layer ................................................................................................................................38
Modes of Operation..........................................................................................................................................39
11.1 Interface Modes ......................................................................................................................................39
11.1.1 UTOPIA-2 Expansion Port Multiplexing Modes ........................................................................39
11.1.2 System Interface Port Multiplexing Modes ...............................................................................39
11.1.3 Line-Interface Modes ................................................................................................................40
11.2 Device Operating Modes ........................................................................................................................40
11.2.1 Operating Mode 1: Internal PHY Mode.....................................................................................40
11.2.2 Operating Mode 2: External PHY Mode ...................................................................................42
11.2.3 Operating Mode 3: SAR-Only Mode .........................................................................................43
11.2.4 Operating Mode Summary........................................................................................................43
Applications ......................................................................................................................................................44
12.1 BTS Network Interface Termination ........................................................................................................44
12.2 VToA Trunking Application......................................................................................................................46
12.3 Low-Speed ATM Access.........................................................................................................................47
12.4 AAL2 Cross Connect ..............................................................................................................................47
Embedded Device Controller (EDC) ................................................................................................................48
13.1 Introduction .............................................................................................................................................48
13.2 Features..................................................................................................................................................48
13.3 EDC Functional Description....................................................................................................................48
13.4 Host Interface .........................................................................................................................................48
13.5 Host Interface Signals and Timing ..........................................................................................................49
Agere Systems - Proprietary
Agere Systems Inc.
2
Data Sheet
August 18, 2003
TAAD08JU2
T1/E1/J1 ATM Processor, Versions 2.1 and 3.1
Table of Contents
(continued)
Contents
Page
13.6 Host Interactions.....................................................................................................................................49
14 Framer Block ....................................................................................................................................................53
14.1 Introduction .............................................................................................................................................53
14.2 Features..................................................................................................................................................53
14.3 Framer-to-Line Interface Unit Physical Interface ....................................................................................54
14.3.1 Line Interface References/Standards .......................................................................................54
14.3.2 Clocking Modes ........................................................................................................................54
14.3.3 Frame Formats .........................................................................................................................55
14.3.4 Transmit Framer Functions.......................................................................................................55
14.4 DS1 Transparent Framing Format ..........................................................................................................55
14.5 CEPT 2.048 Basic Frame Structure Transparent Framing Format.........................................................56
14.6 Receive Framer Nonalignment Mode (DS1/E1) .....................................................................................57
14.6.1 Loss of Frame Alignment Criteria .............................................................................................57
14.6.1.1 Frame Bit Errors .........................................................................................................57
14.6.1.2 CRC Errors.................................................................................................................57
14.7 Frame Alignment Criteria........................................................................................................................57
14.8 Performance-Monitoring Functional Integration Into Framer ..................................................................58
14.9 Performance Report Message................................................................................................................61
14.10 ESF Data Link.........................................................................................................................................62
14.11 Facility Data Link ....................................................................................................................................62
14.11.1 Facility Data Link References/Standards ..................................................................................62
14.11.2 Receive Data Link Functional Description ................................................................................63
14.11.3
SLC-96
Superframe Receive Data Link....................................................................................63
14.11.4 DDS Receive Data Link Stack ..................................................................................................63
14.11.5 CEPT; CEPT CRC-4 (100 ms); CEPT CRC-4 (400 ms) Multiframe Sa Bits Receive Stack .....63
14.11.6 Receive Data Link Stack Idle Modes ........................................................................................64
14.11.7 Transmit Facility Data Link Functional Description ...................................................................64
14.11.8
SLC-96
Superframe Transmit Data Link...................................................................................64
14.11.9 DDS Transmit Data Link Stack .................................................................................................64
14.11.10 Transmit ESF Data Link Bit-Oriented Messages ......................................................................64
14.11.11 CEPT, CEPT Multiframe Transmit Data Link Sa Bits Stack ......................................................65
14.11.12 Transmit Data Link Stack Idle Modes .......................................................................................66
14.11.13
SLC-96,
DDS, or CEPT ESF Frame Alignment ........................................................................66
14.12 Concentration Highway Interface (CHI) ..................................................................................................66
14.12.1 CHI References/Standards .......................................................................................................66
14.12.2 Transmit/Receive CHI Features................................................................................................66
14.12.3 Double NOTFAS System Time-Slot Mode................................................................................67
14.12.4 Transparent Mode.....................................................................................................................67
14.12.5 Loopbacks ................................................................................................................................67
14.12.6 Nominal CHI Timing..................................................................................................................68
14.12.7 CHI Timing with CHI Double Time-Slot Timing (CHIDTS) Mode Enabled ................................69
14.12.8 Clocking Scheme......................................................................................................................69
15 Transmission Convergence (TC) Block ............................................................................................................70
15.1 Introduction .............................................................................................................................................70
15.2 Features..................................................................................................................................................70
15.3 TC—Receive Direction ...........................................................................................................................71
15.4 TC—Transmit Direction ..........................................................................................................................71
15.4.1 HEC Generation/Checking .......................................................................................................72
15.5 Cell Delineation.......................................................................................................................................72
15.6 Cell Payload Scrambling/Descrambling..................................................................................................72
15.7 Cell Mapping...........................................................................................................................................72
15.8 Facility Maintenance ...............................................................................................................................72
Agere Systems Inc.
Agere Systems - Proprietary
Use pursuant to Company instructions
3
TAAD08JU2
T1/E1/J1 ATM Processor, Versions 2.1 and 3.1
Data Sheet
August 18, 2003
Table of Contents
(continued)
Contents
Page
15.9 Cell Rate Decoupling ..............................................................................................................................73
15.10 Functionality............................................................................................................................................73
16 Inverse Multiplexing for ATM (IMA) Block.........................................................................................................74
16.1 Introduction .............................................................................................................................................74
16.2 Features..................................................................................................................................................75
16.3 Multi-PHY UTOPIA Slave Interface ........................................................................................................76
16.4 Link Processor ........................................................................................................................................76
16.5 Group Processor.....................................................................................................................................77
16.6 Delay Compensation Buffer (DCB).........................................................................................................78
16.7 Programming the DCB............................................................................................................................85
16.7.1 Link Start-Up Guardband Field .................................................................................................85
16.7.2 Link Maximum Operational Delay.............................................................................................85
16.8 Features Not Supported in IMA ..............................................................................................................85
17 ATM Port Controller (APC) Block .....................................................................................................................87
17.1 Introduction .............................................................................................................................................87
17.2 Architecture.............................................................................................................................................88
17.3 Features..................................................................................................................................................89
17.4 Summary of Commands .........................................................................................................................90
17.5 Buffer Management ................................................................................................................................90
17.6 Scheduling ..............................................................................................................................................92
17.6.1 Ingress Scheduling ...................................................................................................................92
17.6.2 Fabric Backpressure.................................................................................................................93
17.6.3 Egress Scheduling....................................................................................................................93
17.7 ABR Flow Control ...................................................................................................................................93
17.8 Control Plane Functions .........................................................................................................................94
17.8.1 APC Support for Control Plane Functions ................................................................................94
17.9 Management Plane Functions ................................................................................................................94
17.9.1 Operation Administration and Maintenance (OAM) ..................................................................94
17.10 Statistics Counters ..................................................................................................................................95
17.11 Ingress Enqueue Operations ..................................................................................................................95
17.11.1 Connection Look-Up .................................................................................................................96
17.11.2 OAM Processing.......................................................................................................................97
17.11.3 Policing .....................................................................................................................................98
17.11.4 Buffer Thresholding ..................................................................................................................98
17.11.5 Egress—APC VC Queueing Structure......................................................................................98
17.12 Connection Management........................................................................................................................99
17.12.1 Connection Admission Control .................................................................................................99
17.12.1.1 CBR............................................................................................................................99
17.12.1.2 rt-VBR ........................................................................................................................99
17.12.1.3 nrt-VBR ......................................................................................................................99
17.12.1.4 ABR............................................................................................................................99
17.12.1.5 UBR............................................................................................................................99
18 ATM Adaptation Layer (AAL) Block ................................................................................................................100
18.1 Introduction ...........................................................................................................................................100
18.2 Features................................................................................................................................................100
18.3 Definitions .............................................................................................................................................101
18.4 Architecture...........................................................................................................................................102
18.4.1 Datapath Flows .......................................................................................................................102
18.4.2 Subblock Architecture.............................................................................................................105
18.4.3 Subblock Definition .................................................................................................................106
18.4.4 Subblock Flows.......................................................................................................................107
18.4.5 Address Translation ................................................................................................................108
4
Agere Systems - Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
Data Sheet
August 18, 2003
TAAD08JU2
T1/E1/J1 ATM Processor, Versions 2.1 and 3.1
Table of Contents
(continued)
Contents
18.4.6
18.4.7
18.4.8
18.4.9
18.4.10
18.4.11
18.4.12
18.4.13
18.4.14
18.4.15
18.4.16
18.4.17
18.4.18
Page
Queueing and Scheduling ......................................................................................................109
Modes .....................................................................................................................................109
User Data Types (UDT) and AAL Types ................................................................................. 110
UDT: ATM Cell ........................................................................................................................ 111
AAL Type: AAL0 ..................................................................................................................... 111
AAL Type: AAL2 ..................................................................................................................... 111
AAL2 Subtype: SPAAL2 (Single-Packet AAL2) ...................................................................... 112
CPS-AAL0 .............................................................................................................................. 113
AAL Type: AAL5 ..................................................................................................................... 113
UDT: Packet ATM (PATM)....................................................................................................... 114
UDT: HPF................................................................................................................................ 115
AAL Type: NPAAL (No Particular AAL)................................................................................... 116
Nonuser Data Types: ESI Messages ...................................................................................... 116
18.4.18.1 ESI Message Format ............................................................................................... 116
18.4.18.2 ESI Violation Code ................................................................................................... 117
18.4.18.3 ESI Packet Length ................................................................................................... 117
18.4.19 Service Types ......................................................................................................................... 117
18.4.20 CPS_SERVICE....................................................................................................................... 118
18.4.21 SEG_AAL2_SSSAR_SERVICE ............................................................................................. 119
18.4.22 SEG_AAL2_SSTED_SERVICE.............................................................................................. 119
18.4.23 SEG_AAL5_SERVICE............................................................................................................ 119
18.4.24 TRANSPARENT_SERVICE....................................................................................................120
18.4.25 REASS_AAL2_SSSAR_SERVICE .........................................................................................120
18.4.26 REASS_AAL2_SSTED_SERVICE .........................................................................................120
18.4.27 REASS_AAL5_SERVICE .......................................................................................................120
18.5 Provisioning ..........................................................................................................................................122
18.5.1 Some Notes on Terminology and Command Referencing......................................................122
18.5.2 System Interface.....................................................................................................................122
18.5.3 Port Table................................................................................................................................123
18.5.4 MEMI Shared Memory............................................................................................................124
18.5.4.1 MEMI-SM Provisioning Constraints..........................................................................125
18.5.4.2 VC Table...................................................................................................................125
18.5.4.3 AAL2 VC Table .........................................................................................................126
18.5.4.4 Connection Table .....................................................................................................127
18.5.4.5 Level 0 Queue Descriptor ........................................................................................129
18.5.4.6 ICID Table ................................................................................................................129
18.5.5 SQASE Shared Memory .........................................................................................................129
18.6 Configuration ........................................................................................................................................130
18.6.1 Connection and Channel Setup..............................................................................................130
18.6.1.1 AAL2 Data Flow (CPS/SSSAR/SSTED) ..................................................................133
18.6.1.2 CPS-AAL0 Data Flow...............................................................................................133
18.6.1.3 AAL0/AAL5 Data Flow..............................................................................................133
18.6.1.4 HPF Data Flow .........................................................................................................133
18.6.2 Configuration for QoS .............................................................................................................134
18.6.2.1 Packet Scheduling ...................................................................................................134
18.6.2.2 IL1Q Scheduler Algorithm ........................................................................................134
18.6.2.3 IL2Q Scheduler Algorithm ........................................................................................134
18.6.2.4 Latency Policing .......................................................................................................136
18.6.2.5 Latency-Sensitive Data Discard ...............................................................................136
18.6.2.6 Internal Queue Housekeeping .................................................................................136
18.6.2.7 Reference Clock Generation ....................................................................................136
18.6.2.8 Latency Timer Enable/Disable Functions.................................................................137
Agere Systems Inc.
Agere Systems - Proprietary
Use pursuant to Company instructions
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
