SR4020PT thru SR40100PT
Taiwan Semiconductor
CREAT BY ART
FEATURES
- Low power loss, high efficiency
- Guardring for overvoltage protection
- High surge current capability
- UL Recognized File # E-326243
- Compliant to RoHS Directive 2011/65/EU and
in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21 definition
Dual Common Cathode Schottky Rectifier
TO-247AD (TO-3P)
MECHANICAL DATA
Case:
TO-247AD (TO-3P)
Molding compound, UL flammability classification rating 94V-0
Base P/N with suffix "G" on packing code - halogen-free
Base P/N with prefix "H" on packing code - AEC-Q101 qualified
Terminal:
Matte tin plated leads, solderable per JESD22-B102
Meet JESD 201 class 1A whisker test
with prefix "H" on packing code meet JESD 201 class 2 whisker test
Polarity:
As marked
Mounting torque:
10 in-lbs maximum
Weight:
6.1 g (approximately)
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
(T
A
=25℃ unless otherwise noted)
SR
PARAMETER
Maximum repetitive peak reverse voltage
Maximum RMS voltage
Maximum DC blocking voltage
Maximum average forward rectified current
Peak forward surge current, 8.3 ms single half sine-wave
superimposed on rated load
Maximum instantaneous forward voltage (Note 1)
I
F
= 20 A
Maximum reverse current @ rated VR
T
J
=25
℃
T
J
=100
℃
T
J
=125
℃
SYMBOL
V
RRM
V
RMS
V
DC
I
F(AV)
I
FSM
V
F
0.55
1.0
I
R
R
θJC
T
J
T
STG
- 55 to +125
- 55 to +150
30
-
1.2
- 55 to +150
20
4020
PT
20
14
20
SR
4030
PT
30
21
30
SR
4040
PT
40
28
40
SR
4050
PT
50
35
50
40
400
0.70
0.90
0.5
-
10
O
SR
4060
PT
60
42
60
SR
4090
PT
90
63
90
SR
40100
PT
100
70
100
V
V
V
A
A
V
UNIT
mA
C/W
O
O
Typical thermal resistance
Operating junction temperature range
Storage temperature range
Note 1: Pulse test with PW=300μs, 1% duty cycle
C
C
Document Number: DS_D1309032
Version: G13
SR4020PT thru SR40100PT
Taiwan Semiconductor
ORDERING INFORMATION
PART NO.
SR40xxPT
(Note 1)
AEC-Q101
QUALIFIED
Prefix "H"
PACKING CODE
C0
GREEN COMPOUND
CODE
Suffix "G"
PACKAGE
TO-3P
PACKING
30 / Tube
Note 1: "xx" defines voltage from 20V (SR4020PT) to 100V (SR40100PT)
EXAMPLE
PREFERRED P/N PART NO.
SR4060PT C0
SR4060PT C0G
SR4060PTHC0
SR4060PT
SR4060PT
SR4060PT
H
AEC-Q101
QUALIFIED
PACKING CODE
C0
C0
C0
G
Green compound
AEC-Q101 qualified
GREEN COMPOUND
CODE
DESCRIPTION
RATINGS AND CHARACTERISTICS CURVES
(TA=25℃ unless otherwise noted)
FIG. 1- FORWARD CURRENT DERATING CURVE
50
SR4050-100PT
AVERAGE FORWARD
A
CURRENT (A)
40
30
20
10
0
0
50
100
150
CASE TEMPERATURE (
o
C)
RESISTIVE OR
INDUCTIVE LOAD
WITH HEATSINK
PEAK FORWARD SURGE CURRENT (A)
400
FIG. 2- MAXIMUM NON-REPETITIVE PEAK
FORWARD SURGE CURRENT PER LEG
8.3ms SINGLE HALF SINE WAVE
(JEDEC METHOD)
300
SR4020-40PT
200
100
1
10
NUMBER OF CYCLES AT 60 Hz
100
FIG. 3- TYPICAL FORWARD CHARACTERISTICS
PER LEG
100
SR4020PT-4040PT
INSTANTANEOUS FORWARD CURRENT (A)
INSTANTANEOUS REVERSE CURRENT (mA)
10
FIG. 4- TYPICAL REVERSE CHARACTERISTICS
PER LEG
TJ=100℃
1
10
SR4050PT-4060PT
1
0.1
TJ=75℃
SR4090PT-40100PT
0.01
TJ=25℃
PULSE WIDTH-300μs
1% DUTY CYCLE
0.1
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
INSTANTANEOUS FORWARD VOLTAGE (V)
0.001
0
20
40
60
80
100
120
140
PERCENT OF RATED PEAK REVERSE VOLTAGE (%)
Document Number: DS_D1309032
Version: G13
SR4020PT thru SR40100PT
Taiwan Semiconductor
FIG. 5- TYPICAL JUNCTION CAPACITANCE
PER LEG
10000
JUNCTION CAPACITANCE (pF)
A
FIG. 6- TYPICAL TRANSIENT THERMAL IMPEDANCE
PER LEG
100
TRANSIENT THERMAL
IMPEDANCE (
℃/W)
SR4020PT-4040PT
1000
SR4050PT-40100PT
10
1
100
0.1
1
10
100
REVERSE VOLTAGE (V)
0.1
0.01
0.1
1
10
100
T, PULSE DURATION. (sec)
PACKAGE OUTLINE DIMENSIONS
Unit (mm)
Min
15.90
7.90
5.70
20.80
3.50
19.70
-
2.90
1.93
2.97
1.12
5.20
4.90
2.70
0.51
Max
16.40
8.20
6.20
21.30
4.10
20.20
4.30
3.40
2.18
3.22
1.22
5.70
5.16
3.00
0.76
Unit (inch)
Min
0.626
0.311
0.224
0.819
0.138
0.776
-
0.114
0.076
0.117
0.044
0.205
0.193
0.106
0.020
Max
0.646
0.323
0.244
0.839
0.161
0.795
0.169
0.134
0.086
0.127
0.048
0.224
0.203
0.118
0.030
DIM.
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
MARKING DIAGRAM
P/N
G
YWW
F
= Marking Code
= Green Compound
= Date Code
= Factory Code
Document Number: DS_D1309032
Version: G13
SR4020PT thru SR40100PT
Taiwan Semiconductor
CREAT BY ART
Notice
Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf,
assumes no responsibility or liability for any errors inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied,to
any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of
sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty,
relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose,
merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or seling these products for use in such applications do so at their own risk and agree to fully
indemnify TSC for any damages resulting from such improper use or sale.
Document Number: DS_D1309032
Version: G13
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
