Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
74HC161
Presettable synchronous 4-bit binary counter; asynchronous
reset
Rev. 3 — 4 January 2017
Product data sheet
1. General description
The 74HC161 is a synchronous presettable binary counter with an internal look-head
carry. Synchronous operation is provided by having all flip-flops clocked simultaneously
on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may
be preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting
action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on
the positive-going edge of the clock. Preset takes place regardless of the levels at count
enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW
regardless of the levels at input pins CP, PE, CET and CEP (thus providing an
asynchronous clear function). The look-ahead carry simplifies serial cascading of the
counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to
enable the terminal count output (TC). The TC output thus enabled will produce a HIGH
output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be
used to enable the next cascaded stage. The maximum clock frequency for the cascaded
counters is determined by the CP to TC propagation delay and CEP to CP set-up time,
according to the following formula:
1
-
f
max
=
---------------------------------------------------------------------------------------
t
P
max
CPtoTC
+
t
SU
CEPtoCP
Inputs include clamp diodes. This enables the use of current limiting resistors to interface
inputs to voltages in excess of V
CC
.
2. Features and benefits
Complies with JEDEC standard no. 7A
Input levels:
For 74HC161: CMOS level
Synchronous counting and loading
2 count enable inputs for n-bit cascading
Asynchronous reset
Positive-edge triggered clock
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C
NXP Semiconductors
74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74HC161D
74HC161DB
74HC161PW
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
SO16
SSOP16
Description
plastic small outline package; 16 leads; body width 3.9 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
Version
SOT109-1
SOT338-1
SOT403-1
Type number
TSSOP16 plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
4. Functional diagram
Fig 1.
Functional diagram
Fig 2.
Logic symbol
Fig 3.
IEC logic symbol
74HC161
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 4 January 2017
2 of 20
NXP Semiconductors
74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
Fig 4.
Logic diagram
74HC161
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 4 January 2017
3 of 20
NXP Semiconductors
74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
5. Pinning information
5.1 Pinning
Fig 5.
Pin configuration SO16
Fig 6.
Pin configuration TSSOP16 and SSOP16
5.2 Pin description
Table 2.
Symbol
MR
CP
D0, D1, D2, D3
CEP
GND
PE
CET
Q0, Q1, Q2, Q3
TC
V
CC
Pin description
Pin
1
2
3, 4, 5, 6
7
8
9
10
14, 13, 12, 11
15
16
Description
asynchronous master reset (active LOW)
clock input (LOW-to-HIGH, edge-triggered)
data input
count enable input
ground (0 V)
parallel enable input (active LOW)
count enable carry input
flip-flop output
terminal count output
supply voltage
74HC161
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 4 January 2017
4 of 20
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
