MB9AA40NB Series
32-bit ARM
®
Cortex
®
-M3
FM3 Microcontroller
The MB9AA40NB Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power
consumption mode and competitive cost. These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and
SRAM, and have peripheral functions such as various timers, ADCs, LCDC and Communication Interfaces (UART, CSIO, I
2
C). The
products which are described in this data sheet are placed into TYPE6 product categories in FM3 Family Peripheral Manual.
Features
32-bit ARM Cortex-M3 Core
Processor version: r2p1
Up to 40 MHz Frequency Operation
Integrated Nested Vectored Interrupt Controller (NVIC): 1
NMI (non-maskable interrupt) and 48 peripheral interrupts
and 16 priority levels
Supports external RDY function
*: MB9AFA41LB, FA42LB and FA44LB do not support External
Bus Interface.
LCD
Controller
(LCDC)
Up to 40 SEG × 8 COM
8 COM or 4 COM mode can be selected.
Built-in internal dividing resistor
LCD drive power supply (bias) pin (VV4 to VV0)
With blinking function
Multi-function Serial Interface (Max 8 channels)
4 channels with 16steps×9-bit FIFO (ch.4 to ch.7), 4
channels without FIFO (ch.0 to ch.3)
24-bit System timer (Sys Tick): System timer for OS task
management
On-chip Memories
[Flash memory]
Dual operation Flash memory
Operation Flash memory has the upper bank and the
lower bank.
So, this series could implement erase, write and read
operations for each bank simultaneously.
Main area: Up to 256 Kbytes (Up to 240 Kbytes upper bank
+ 16 Kbytes lower bank)
Work area: 32 Kbytes (lower bank)
Dual
Operation mode is selectable from the followings for each
channel.
UART
CSIO
I
2
C
Read cycle: 0 wait-cycle
Security function for code protection
[SRAM]
This Series on-chip SRAM is composed of two independent
SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus
and D-code bus of Cortex-M3 core. SRAM1 is connected to
System bus.
[UART]
Full-duplex double buffer
Selection with or without parity supported
Built-in dedicated baud rate generator
External clock available as a serial clock
Hardware Flow control* : Automatically control the
transmission by CTS/RTS (only ch.4)
SRAM0: Up to 16 Kbytes
SRAM1: Up to 16 Kbytes
External Bus Interface
Supports SRAM, NOR Flash memory device
Up to 8 chip selects
8-/16-bit Data width
Up to 25-bit Address bit
Maximum area size: Up to 256 Mbytes
Supports Address/Data multiplex
Cypress Semiconductor Corporation
Document Number: 002-05633 Rev *B
Various error detection functions available (parity errors,
framing errors, and overrun errors)
*: MB9AFA41LB, FA42LB and FA44LB do not support
Hardware Flow control.
[CSIO]
Full-duplex double buffer
Built-in dedicated baud rate generator
Overrun error detection function available
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised June 1, 2017
MB9AA40NB Series
[I
2
C]
Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps)
supported
Dual Timer (32-/16-bit Down Counter)
The Dual Timer consists of two programmable 32-/16-bit down
counters.
Operation mode is selectable from the followings for each
channel.
DMA Controller (8 channels)
The DMA Controller has an independent bus from the CPU, so
CPU and DMA Controller can process simultaneously.
Free-running
Periodic (=Reload)
One-shot
HDMI-CEC/Remote Control Receiver (Up to 2
channels)
HDMI-CEC transmitter
block automatic transmission by judging Signal
free
Generating status interrupt by detecting Arbitration lost
Generating START, EOM, ACK automatically to output
CEC transmission by setting 1 byte data
Generating transmission status interrupt when transmitting
1 block (1 byte data and EOM/ACK)
Header
8 independently configured and operated channels
Transfer can be started by software or request from the
built-in peripherals
Transfer address area: 32-bit (4 Gbytes)
Transfer mode: Block transfer/Burst transfer/Demand
transfer
Transfer data type: byte/half-word/word
Transfer block count: 1 to 16
Number of transfers: 1 to 65536
A/D Converter (Max 24 channels)
[12-bit A/D Converter]
Successive Approximation type
Built-in 2units
Conversion time: 2.0 μs @ 2.7 V to 3.6 V
Priority conversion available (priority at 2 levels)
Scanning conversion mode
Built-in FIFO for conversion data storage (for SCAN
conversion: 16steps, for Priority conversion: 4steps)
HDMI-CEC receiver
ACK reply function available
Line error detection function available
Automatic
Remote control receiver
4
bytes reception buffer
Repeat code detection function available
Real-time clock (RTC)
The Real-time clock can count
Year/Month/Day/Hour/Minute/Second/A day of the week from
00 to 99.
Base Timer (Max 8channels)
Operation mode is selectable from the followings for each
channel.
The interrupt function with specifying date and time
(Year/Month/Day/Hour/Minute) is available. This function is
also available by specifying only Year, Month, Day, Hour or
Minute.
16-bit PWM timer
16-bit PPG timer
16-/32-bit reload timer
16-/32-bit PWC timer
General-Purpose I/O Port
This series can use its pins as general-purpose I/O ports when
they are not used for external bus or peripherals. Moreover, the
port relocate function is built in. It can set which I/O port the
peripheral function can be allocated to.
Timer interrupt function after set time or each set time.
Capable of rewriting the time with continuing the time count.
Leap year automatic count is available.
Watch Counter
The Watch counter is used for wake up from sleep and timer
mode.
Interval timer: up to 64s (Max) @ Sub Clock : 32.768 kHz
Capable of pull-up control per pin
Capable of reading pin level directly
Built-in the port relocate function
Up to 83 fast general-purpose I/O Ports@100 pin Package
Some ports are 5 V tolerant I/O.
See Pin Description to confirm the corresponding pins.
External Interrupt Controller Unit
Up to 16 external interrupt input pins
Include one non-maskable interrupt (NMI) input pin
Document Number: 002-05633 Rev *B
Page 2 of 131
MB9AA40NB Series
Watchdog Timer (2 channels)
A watchdog timer can generate interrupts or a reset when a
time-out value is reached.
This series consists of two different watchdogs, a Hardware
watchdog and a Software watchdog.
The Hardware watchdog timer is clocked by the built-in
low-speed CR oscillator. Therefore, the Hardware watchdog is
active in any low-power consumption modes except RTC, Stop,
Deep Standby RTC, Deep Standby Stop modes.
Clock Super Visor (CSV)
Clocks generated by built-in CR oscillators are used to
supervise abnormality of the external clocks.
External clock failure (clock stop) is detected, reset is
asserted.
External frequency anomaly is detected, interrupt or reset is
asserted.
Low-Voltage Detector (LVD)
This Series includes 2-stage monitoring of voltage on the VCC
pins. When the voltage falls below the voltage that has been
set, Low-Voltage Detector generates an interrupt or reset.
CRC (Cyclic Redundancy Check) Accelerator
The CRC accelerator calculates the CRC which has a heavy
software processing load, and achieves a reduction of the
integrity check processing load for reception data and storage.
CCITT CRC16 and IEEE-802.3 CRC32 are supported.
LVD1: error reporting via interrupt
LVD2: auto-reset operation
Low-Power Consumption Mode
Six low-power consumption modes supported.
CCITT CRC16 Generator Polynomial: 0x1021
IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7
Clock and Reset
[Clocks]
Selectable from five clock sources (2 external oscillators, 2
built-in CR oscillator, and Main PLL).
Sleep
Timer
RTC
Stop
Deep Standby RTC (selectable between keeping the value of
RAM and not)
Main Clock:
Sub Clock:
Built-in high-speed CR Clock:
Built-in low-speed CR Clock:
Main PLL Clock
[Resets]
Reset requests from INITX pin
Power-on reset
Software reset
Watchdog timers reset
Low-voltage detection reset
Clock super visor reset
4 MHz to 48 MHz
32.768 kHz
4 MHz
100 kHz
Deep Standby Stop (selectable between keeping the value of
RAM and not)
Debug
Serial Wire JTAG Debug Port (SWJ-DP)
Embedded Trace Macrocells (ETM)*
*: MB9AFA41LB/MB, FA42LB/MB and FA44LB/MB support
only SWJ-DP.
Unique ID
Unique value of the device (41-bit) is set.
Power Supply
Wide range voltage:
VCC = 1.65 V to 3.6 V
VCC = 2.2 V to 3.6 V (when LCDC is used)
Document Number: 002-05633 Rev *B
Page 3 of 131
MB9AA40NB Series
Contents
1. Product Lineup .................................................................................................................................................................. 6
2. Packages ........................................................................................................................................................................... 7
3. Pin Assignment ................................................................................................................................................................. 8
4. List of Pin Functions....................................................................................................................................................... 15
5. I/O Circuit Type................................................................................................................................................................ 41
6. Handling Precautions ..................................................................................................................................................... 48
7. Handling Devices ............................................................................................................................................................ 52
8. Block Diagram ................................................................................................................................................................. 55
9. Memory Size .................................................................................................................................................................... 56
10. Memory Map .................................................................................................................................................................... 57
11. Pin Status in Each CPU State ........................................................................................................................................ 60
12. Electrical Characteristics ............................................................................................................................................... 71
12.1 Absolute Maximum Ratings ......................................................................................................................................... 71
12.2 Recommended Operating Conditions.......................................................................................................................... 72
12.3 DC Characteristics....................................................................................................................................................... 72
12.3.1 Current rating ............................................................................................................................................................... 73
12.3.2 Pin Characteristics ....................................................................................................................................................... 77
12.4 LCD Characteristics..................................................................................................................................................... 78
12.5 AC Characteristics ....................................................................................................................................................... 79
12.5.1 Main Clock Input Characteristics .................................................................................................................................. 79
12.5.2 Sub Clock Input Characteristics ................................................................................................................................... 80
12.5.3 Built-in CR Oscillation Characteristics .......................................................................................................................... 80
12.5.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL) .................................................. 81
12.5.5 Operating Conditions of Main PLL (In the case of using the built-in High-speed CR for the input clock
of the Main PLL) ........................................................................................................................................................... 81
12.5.6 Reset Input Characteristics .......................................................................................................................................... 82
12.5.7 Power-on Reset Timing................................................................................................................................................ 82
12.5.8 External Bus Timing ..................................................................................................................................................... 83
12.5.9 Base Timer Input Timing .............................................................................................................................................. 90
12.5.10 CSIO/UART Timing .................................................................................................................................................. 91
12.5.11 External Input Timing ................................................................................................................................................ 99
12.5.12 I
2
C Timing ............................................................................................................................................................... 100
12.5.13 ETM Timing ............................................................................................................................................................ 101
12.5.14 JTAG Timing ........................................................................................................................................................... 102
12.6 12-bit A/D Converter .................................................................................................................................................. 103
12.7 Low-Voltage Detection Characteristics ...................................................................................................................... 106
12.7.1 Low-Voltage Detection Reset ..................................................................................................................................... 106
12.7.2 Interrupt of Low-Voltage Detection ............................................................................................................................. 107
12.8 Flash Memory Write/Erase Characteristics ............................................................................................................... 108
12.8.1 Write / Erase time....................................................................................................................................................... 108
12.8.2 Write cycles and data hold time ................................................................................................................................. 108
12.9 Return Time from Low-Power Consumption Mode .................................................................................................... 109
12.9.1 Return Factor: Interrupt/WKUP .................................................................................................................................. 109
12.9.2 Return Factor: Reset .................................................................................................................................................. 111
13. Ordering Information .................................................................................................................................................... 113
14. Package Dimensions .................................................................................................................................................... 115
15. Errata.............................................................................................................................................................................. 124
16. Major Changes .............................................................................................................................................................. 128
Document Number: 002-05633 Rev *B
Page 4 of 131
MB9AA40NB Series
Document History ............................................................................................................................................................... 130
Sales, Solutions, and Legal Information ........................................................................................................................... 131
Document Number: 002-05633 Rev *B
Page 5 of 131
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
