电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MKT1813515254R

产品描述Film Capacitors MKT 1,5 F 5% 250Vdc AXIAL ENCASED
产品类别无源元件   
文件大小468KB,共6页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 全文预览

MKT1813515254R在线购买

供应商 器件名称 价格 最低购买 库存  
MKT1813515254R - - 点击查看 点击购买

MKT1813515254R概述

Film Capacitors MKT 1,5 F 5% 250Vdc AXIAL ENCASED

MKT1813515254R规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
Vishay(威世)
产品种类
Product Category
Film Capacitors
端接类型
Termination Style
Axial
产品
Product
General Film Capacitors
电介质
Dielectric
Polyester
电压额定值 AC
Voltage Rating AC
160 VAC
电压额定值 DC
Voltage Rating DC
250 VDC
容差
Tolerance
5 %
最小工作温度
Minimum Operating Temperature
- 55 C
最大工作温度
Maximum Operating Temperature
+ 100 C

文档预览

下载PDF文档
MKP 1845
Vishay Roederstein
Metallized Polypropylene Film Capacitor
Related Document: IEC 60384-16
Dimensions in millimeters
Ød
CAPACITANCE RANGE
1000 pF to 4.7 µF
FEATURES
Product is completely lead (Pb)-free.
Product is RoHS compliant.
40.0 ± 5.0
L
Max.
40.0 ± 5.0
D
Max.
CAPACITANCE TOLERANCES
± 20 % (M), ± 10 % (K), ± 5 % (J)
e3
RoHS
COMPLIANT
RATED VOLTAGES (U
R
):
D
7.0
< 16.0
16.0
Ød
0.7
0.8
1.0
160 VDC, 250 VDC, 400 VDC, 630 VDC,
1000 VDC, 1600 VDC, 2000 VDC
PERMISSIBLE AC VOLTAGES (RMS) UP TO 60Hz
100 VAC, 160 VAC, 220 VAC, 400 VAC, 600 VAC, 650 VAC,
700 VAC
MAIN APPLICATIONS
High voltage, high current and high pulse operations,
deflection circuits in TV sets (S-correction and fly-back
tuning). Protection circuits in SMPS’s. Snubber and
electronic ballast circuits. Input and output filtering in SPS
designs, storage, timing and integrating circuits.
TEST VOLTAGE (ELECTRODE/ELECTRODE)
1.6 x U
R
for 2 s
INSULATION RESISTANCE
Measured at 100 VDC after one minute
For C
0.33 µF:
100000 MΩ minimum value (150000 MΩ typical value)
MARKING
TIME CONSTANT
Manufacturer's logo/type/C-value/rated voltage/tolerance/
date of manufacture
Measured at 100 VDC after one minute
For C > 0.33 µF:
30000 s minimum value (50000 s typical value)
DIELECTRIC
Polypropylene film
TEMPERATURE COEFFICIENT
- 250 x 10
-6
/°C (typical value)
ELECTRODES
COATING
Vacuum deposited aluminum
Metal-foil-wrapped, insulated, epoxy resin sealed, flame
retardant
CAPACITANCE DRIFT
Up to + 40 °C, ± 0.5 % for a period of two years
DERATING FOR DC AND AC.CATEGORY VOLTAGE U
C
At + 85 °C: U
C
= 1.0 U
R
At + 100 °C: U
C
= 0.7 U
R
CONSTRUCTION
Extended double-sided metallized polyester film, internal
series connection (630 to 2000 VDC), double-sided
metallized polyester carrier film, (refer to general
information)
SELF INDUCTANCE
~ 12 nH measured with 6mm long leads
PULL TEST ON LEADS
20 N in direction of leads according to IEC 60068-2-21
LEADS
Tinned wire
BEND TEST ON LEADS
RELIABILITY
2 bends through 90 °C with half of the force used in pull test
Operational life > 300000 h
Failure rate < 10 FIT (40 °C and 0.5 x U
R
)
For further details, please refer to the general information
available at www.vishay.com/?26033.
IEC TEST CLASSIFICATION
55/100/56, according to IEC 60068
OPERATING TEMPERATURE RANGE
- 55 °C to + 100 °C
MAXIMUM PULSE RISE TIME
160 VDC
250 VDC
400 VDC
630 VDC
1000 VDC
17
900
1140
1840
22
450
560
910
3430
29
260
320
520
2120
2800
34
202
240
400
1524
2000
44
140
170
280
980
1280
If the maximum pulse voltage is less than the rated voltage higher d
v
/d
t
values can be permitted.
Document Number: 26023
Revision: 07-Feb-06
For technical questions contact; dc-film@vishay.com
CAPACITOR
LENGTH (MM)
Maximum Pulse Rise Time d
v
/d
t
[V/µs]
1600 VDC
3800
2680
1690
2000 VDC
6200
4200
2600
www.vishay.com
1
宽带固定增益放大器THS4302特性及应用
摘要:THS4302是TI公司推出的新型固定增益放大器,具有2.4GHz的带宽和+5V/V的固定增益,其性能是现有同类产品的四倍,可为高速应用系统提供高速低噪声的模拟解决方案。文中介绍了THS4302的 ......
fighting 无线连接
你别看答案,你计算对了么!
你别看答案,你计算对了么!...
zqjqq88 模拟电子
N沟道MOS管的作用
附图里是电路图,这个电路是一个加速度计模块上的部分电路,SAL 和 SDA接的是芯片IIC接口,EX_SAL和EX_SDA接的是单片机,请问这个电路的作用是什么? VCC_IN应该是3.3V还是5V比较好? ......
燕园技术宅 模拟电子
WinCE 如何实现鼠标拖拽移动无标题窗口
WinCE 如何实现鼠标拖拽移动无标题窗口 在Windows下在子窗口的LbuttonDown处理函数下 SendMessage(this->m_hWnd,WM_SYSCOMMAND,SC_MOVE|HTCAPTION,0) 就可以了,可在CE下不行,请问用类似的 ......
stlong 嵌入式系统
基于FPGA的以太网控制器设计
有人做过这个没有呢,有的希望能交流一下。。。...
楚楚动人 FPGA/CPLD
FPGA设计之中复位之我见解!
FPGA 复位问题设计以下几个方面: 1。FPGA 复位 采用异步复位 还是同步复位? 异步复位: 复位信号优先级最高,任何时候只要复位信号有效,整个程序处于复位状态 同步复位: 时钟 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2439  1537  1550  2440  1470  13  40  18  46  21 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved