Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
BUK9E15-60E
11 September 2012
N-channel TrenchMOS logic level FET
Product data sheet
1. Product profile
1.1 General description
Logic level N-channel MOSFET in a SOT226 package using TrenchMOS technology.
This product has been designed and qualified to AEC Q101 standard for use in high
performance automotive applications.
1.2 Features and benefits
•
AEC Q101 compliant
•
Repetitive avalanche rated
•
Suitable for thermally demanding environments due to 175 °C rating
•
True logic level gate with VGS(th) rating of greater than 0.5V at 175 °C
1.3 Applications
•
12 V Automotive systems
•
Motors, lamps and solenoid control
•
Start-Stop micro-hybrid applications
•
Transmission control
•
Ultra high performance power switching
1.4 Quick reference data
Table 1.
Symbol
V
DS
I
D
P
tot
R
DSon
Quick reference data
Parameter
drain-source voltage
drain current
total power dissipation
Conditions
T
j
≥ 25 °C; T
j
≤ 175 °C
V
GS
= 5 V; T
mb
= 25 °C;
Fig. 1
T
mb
= 25 °C;
Fig. 2
V
GS
= 5 V; I
D
= 15 A; T
j
= 25 °C;
Fig. 11
Min
-
-
-
Typ
-
-
-
Max
60
54
96
Unit
V
A
W
Static characteristics
drain-source on-state
resistance
gate-drain charge
-
11.6
15
mΩ
Dynamic characteristics
Q
GD
V
GS
= 5 V; I
D
= 15 A; V
DS
= 48 V;
Fig. 13; Fig. 14
-
6.7
-
nC
Scan or click this QR code to view the latest information for this product
NXP Semiconductors
BUK9E15-60E
N-channel TrenchMOS logic level FET
2. Pinning information
Table 2.
Pin
1
2
3
mb
Pinning information
Symbol Description
G
D
S
D
gate
drain
source
mounting base; connected to
drain
1 2 3
Simplified outline
mb
Graphic symbol
D
G
mbb076
S
I2PAK (SOT226)
3. Ordering information
Table 3.
Ordering information
Package
Name
BUK9E15-60E
I2PAK
Description
plastic single-ended package (I2PAK); TO-262
Version
SOT226
Type number
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
DS
V
DGR
V
GS
Parameter
drain-source voltage
drain-gate voltage
gate-source voltage
Conditions
T
j
≥ 25 °C; T
j
≤ 175 °C
R
GS
= 20 kΩ
T
j
≤ 175 °C; DC
T
j
≤ 175 °C; Pulsed
I
D
drain current
T
mb
= 25 °C; V
GS
= 5 V;
Fig. 1
T
mb
= 100 °C; V
GS
= 5 V;
Fig. 1
I
DM
P
tot
T
stg
T
j
I
S
I
SM
BUK9E15-60E
Min
-
-
-10
[1][2]
Max
60
60
10
15
54
38
216
96
175
175
Unit
V
V
V
V
A
A
A
W
°C
°C
-15
-
-
-
-
-55
-55
peak drain current
total power dissipation
storage temperature
junction temperature
T
mb
= 25 °C; pulsed; t
p
≤ 10 µs;
Fig. 4
T
mb
= 25 °C;
Fig. 2
Source-drain diode
source current
peak source current
T
mb
= 25 °C
pulsed; t
p
≤ 10 µs; T
mb
= 25 °C
All information provided in this document is subject to legal disclaimers.
[3]
-
-
54
216
A
A
© NXP B.V. 2012. All rights reserved
Product data sheet
11 September 2012
2 / 12
NXP Semiconductors
BUK9E15-60E
N-channel TrenchMOS logic level FET
Symbol
E
DS(AL)S
Parameter
non-repetitive drain-source
avalanche energy
Conditions
I
D
= 54 A; V
sup
≤ 60 V; R
GS
= 50 Ω;
V
GS
= 5 V; T
j(init)
= 25 °C; unclamped;
Fig. 3
[4][5]
Min
-
Max
40.5
Unit
mJ
Avalanche ruggedness
[1]
[2]
[3]
[4]
[5]
60
I
D
(A)
40
Accumulated pulse duration up to 50 hours delivers zero defect ppm
Significantly longer life times are achieved by lowering T
j
and or V
GS
Continuous current is limited by package.
Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
Refer to application note AN10273 for further information.
003aah555
120
P
der
(%)
80
03aa16
20
40
0
0
50
100
150 T
200
mb
(°C)
0
0
50
100
150
T
mb
(°C)
200
Fig. 1.
Continuous drain current as a function of
mounting base temperature
Fig. 2.
Normalized total power dissipation as a
function of mounting base temperature
10
2
I
AL
(A)
10
003aah556
(1)
1
(2)
(3)
10
-1
10
-3
10
-2
10
-1
1 t (ms) 10
AL
Fig. 3.
Single pulse avalanche rating; avalanche current as a function of avalanche time
BUK9E15-60E
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved
Product data sheet
11 September 2012
3 / 12
NXP Semiconductors
BUK9E15-60E
N-channel TrenchMOS logic level FET
10
3
I
D
(A)
10
2
003aah557
Limit R
DSon
= V
DS
/ I
D
t
p
=10 µ s
100 µ s
DC
10
1
1 ms
10 ms
100 ms
10
-1
10
-2
1
10
V
DS
(V)
10
2
Fig. 4.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
5. Thermal characteristics
Table 5.
Symbol
R
th(j-mb)
Thermal characteristics
Parameter
thermal resistance
from junction to
mounting base
thermal resistance
from junction to
ambient
10
Z
th(j-mb)
(K/W)
1
δ = 0.5
0.2
0.1
10
-1
0.05
0.02
single shot
10
-2
t
p
P
δ=
t
p
T
Conditions
Fig. 5
Min
-
Typ
-
Max
1.56
Unit
K/W
R
th(j-a)
vertical in still air
-
65
-
K/W
003aah558
t
T
10
-3
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
t
p
(s)
1
Fig. 5.
Transient thermal impedance from junction to mounting base as a function of pulse duration
BUK9E15-60E
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved
Product data sheet
11 September 2012
4 / 12
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
