Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
X5R Dielectric, 4 – 50 VDC (Commercial Grade)
Packaging C-Spec Ordering Options Table
Packaging Type
1
Bulk Bag/Unmarked
7" Reel/Unmarked
13" Reel/Unmarked
7" Reel/Marked
13" Reel/Marked
7" Reel/Unmarked/2mm pitch
2
13" Reel/Unmarked/2mm pitch
2
1
1
Packaging/Grade
Ordering Code (C-Spec)
Not required (Blank)
TU
7411 (EIA 0603 and smaller case sizes)
7210 (EIA 0805 and larger case sizes)
TM
7040 (EIA 0603 and smaller case sizes)
7215 (EIA 0805 and larger case sizes)
7081
7082
Default packaging is "Bulk Bag". An ordering code C-Spec is not required for "Bulk Bag" packaging.
The terms "Marked" and "Unmarked" pertain to laser marking option of capacitors. All packaging options labeled as "Unmarked" will contain capacitors
that have not been laser marked. Please contact KEMET if you require a laser marked option. For more information see "Capacitor Marking".
2
The 2 mm pitch option allows for double the packaging quantity of capacitors on a given reel size. This option is limited to EIA 0603 (1608 metric) case
size devices. For more information regarding 2 mm pitch option see "Tape & Reel Packaging Information".
Dimensions – Millimeters (Inches)
W
L
T
B
S
EIA Size
Code
0201
0402
1
0603
0805
1206
2
1210
1
2
3
Metric Size
Code
0603
1005
1608
2012
3216
3225
L
Length
0.60 (0.024)
±0.03 (0.001)
1.00 (0.040)
±0.05 (0.002)
1.60 (0.063)
±0.15 (0.006)
2.00 (0.079)
±0.20 (0.008)
3.20 (0.126)
±0.20 (0.008)
3.20 (0.126)
±0.20 (0.008)
W
Width
0.30 (0.012)
±0.03 (0.001)
0.50 (0.020)
±0.05 (0.002)
0.80 (0.032)
±0.15 (0.006)
1.25 (0.049)
±0.20 (0.008)
1.60 (0.063)
±0.20 (0.008)
2.50 (0.098)
±0.20 (0.008)
T
Thickness
B
Bandwidth
0.15 (0.006)
±0.05 (0.002)
0.30 (0.012)
±0.10 (0.004)
0.35 (0.014)
±0.15 (0.006)
0.50 (0.02)
±0.25 (0.010)
0.50 (0.02)
±0.25 (0.010)
0.50 (0.02)
±0.25 (0.010)
S
Separation
Minimum
N/A
0.30 (0.012)
0.70 (0.028)
0.75 (0.030)
N/A
Mounting
Technique
Solder Reflow
Only
See Table 2 for
Thickness
Solder Wave or
Solder Reflow
Solder Reflow
Only
For capacitance values ≥ 4.7 µF add 0.15 (0.006) to the width and length tolerance dimensions.
For capacitance values ≥ 22 µF add 0.10 (0.004) to the positive bandwidth tolerance dimension.
3
For capacitance values ≥ 22 µF add 0.10 (0.004) to the length and width tolerance dimension and add 0.15 (0.006) to the positive bandwidth tolerance
sbit LCDRS=P3^4;sbit LCDRW=P3^3;sbit LCDEN=P3^2;sbit LCDRST=P3^0;sbit LCDPSB=P3^1;uchar data z;uchar data y;uchar data column;uchar data page;uchar *p2;uchar wbyte;
void delayms(u ......
编译自semiengineering 业界越来越关注人工智能的功耗问题，但这个问题并没有简单的解决方案。这需要深入了解应用、半导体和系统层面的软件和硬件架构，以及所有这些的设计和实现方式。每个环节都会影响总功耗和提供的效用。这是最终必须做出的权衡。 但首先，必须解决效用问题。电力是否被浪费了？“我们将电力用于有价值的用途，”Ansys（现为新思科技旗下公司）产品营销总监 Marc Swi...[详细]
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
