• SerDes associated with unused ports are turned-off
• SerDes associated with unused lanes are placed in a low
power state
9 General Purpose I/O
Reliability, Availability and Serviceability (RAS)
ECRC support
AER on all ports
SECDED ECC protection on all internal RAMs
End-to-end data path parity protection
Checksum Serial EEPROM content protected
Autonomous link reliability (preserves system operation in the
presence of faulty links)
–
Ability to generate an interrupt (INTx or MSI) on link up/down
transitions
Test and Debug
–
On-chip link activity and status outputs available for Port 0
(upstream port)
–
Per port link activity and status outputs available using
external I
2
C I/O expander for all other ports
–
SerDes test modes
–
Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
Power Supplies
–
Requires only two power supply voltages (1.0 V and 2.5 V)
Note that a 3.3V is preferred for V
DD
I/O
–
No power sequencing requirements
Packaged in a 27mm x 27mm 676-ball Flip Chip BGA with
1mm ball spacing
Product Description
Utilizing standard PCI Express interconnect, the PES48T12G2
provides the most efficient fan-out solution for applications requiring high
throughput, low latency, and simple board layout with a minimum
number of board layers. It provides 48 GBps (384 Gbps) of aggregated,
full-duplex switching capacity through 48 integrated serial lanes, using
proven and robust IDT technology. Each lane provides 5 Gbps of band-
width in both directions and is fully compliant with PCI Express Base
Specification, Revision 2.0.
–
–
–
–
–
–
The PES48T12G2 is based on a flexible and efficient layered archi-
tecture. The PCI Express layer consists of SerDes, Physical, Data Link
and Transaction layers in compliance with PCI Express Base specifica-
tion Revision 2.0. The PES48T12G2 can operate either as a store and
forward or cut-through switch. It supports eight Traffic Classes (TCs)
and one Virtual Channel (VC) with sophisticated resource management
to enable efficient switching and I/O connectivity for servers, storage,
and embedded processors with limited connectivity.
2 of 43
November 28, 2011
IDT 89HPES48T12G2 Data Sheet
Block Diagram
x8/x4/x2/x1
x8/x4/x2/x1
x8/x4/x2/x1
SerDes
DL/Transaction Layer
SerDes
DL/Transaction Layer
SerDes
DL/Transaction Layer
Route Table
Port
Arbitration
12-Port Switch Core
Frame Buffer
Scheduler
DL/Transaction Layer
DL/Transaction Layer
DL/Transaction Layer
SerDes
SerDes
SerDes
x8/x4/x2/x1
x8/x4/x2/x1
x8/x4/x2/x1
48 PCI Express Lanes
Up to 6 x8 ports or 12 x4 Ports
Figure 1 Internal Block Diagram
SMBus Interface
The PES48T12G2 contains an SMBus master interface. This master interface allows the default configuration register values of the PES48T12G2
to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug
I/O expander. Two pins make up the SMBus master interface: an SMBus clock pin and an SMBus data pin. Four pins make up the SMBus slave inter-
face: an SMBus clock pin and an SMBus data pin plus two address pins, SSMBADDR[2,1].
As shown in Figure 2, the master and slave SMBuses may only be used in a split configuration.
Switch
Processor
SMBus
Master
...
Other
SMBus
Devices
SSMBCLK
SSMBDAT
MSMBCLK
MSMBDAT
Serial
EEPROM
Hot-Plug
I/O
Expander
Figure 2 Split SMBus Interface Configuration
The switch’s SMBus master interface does not support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the
SMBus lines that connect to the serial EEPROM and I/O expander slaves. In the split configuration, the master and slave SMBuses operate as two
independent buses; thus, multi-master arbitration is not required.
3 of 43
November 28, 2011
IDT 89HPES48T12G2 Data Sheet
Hot-Plug Interface
The PES48T12G2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the
PES48T12G2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset
and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES48T12G2 generates an SMBus transaction to the I/O
expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on
the IOEXPINTN input pin (alternate function of GPIO) of the PES48T12G2. In response to an I/O expander interrupt, the PES48T12G2 generates an
SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
The PES48T12G2 provides 9 General Purpose Input/Output (GPIO) pins that may be used by the system designer as bit I/O ports. Each GPIO pin
may be configured independently as an input or output through software control. Some GPIO pins are shared with other on-chip functions. These
alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.
Pin Description
The following tables list the functions of the pins provided on the PES48T12G2. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Signal
PE00RP[3:0]
PE00RN[3:0]
PE00TP[3:0]
PE00TN[3:0]
PE01RP[3:0]
PE01RN[3:0]
PE01TP[3:0]
PE01TN[3:0]
PE02RP[3:0]
PE02RN[3:0]
PE02TP[3:0]
PE02TN[3:0]
PE03RP[3:0]
PE03RN[3:0]
PE03TP[3:0]
PE03TN[3:0]
PE04RP[3:0]
PE04RN[3:0]
PE04TP[3:0]
PE04TN[3:0]
PE05RP[3:0]
PE05RN[3:0]
Type
I
O
I
Name/Description
PCI Express Port 0 Serial Data Receive.
Differential PCI Express receive
pairs for port 0.
PCI Express Port 0 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 0.
PCI Express Port 1 Serial Data Receive.
Differential PCI Express receive
pairs for port 1. When port 0 is merged with port 1, these signals become
port 0 receive pairs for lanes 4 through 7.
PCI Express Port 1 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 1. When port 0 is merged with port 1, these signals
become port 0 transmit pairs for lanes 4 through 7.
PCI Express Port 2 Serial Data Receive.
Differential PCI Express receive
pairs for port 2.
PCI Express Port 2 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 2.
PCI Express Port 3 Serial Data Receive.
Differential PCI Express receive
pairs for port 3. When port 2 is merged with port 3, these signals become
port 2 receive pairs for lanes 4 through 7.
PCI Express Port 3 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 3. When port 2 is merged with port 3, these signals
become port 2 transmit pairs for lanes 4 through 7.
PCI Express Port 4 Serial Data Receive.
Differential PCI Express receive
pairs for port 4.
PCI Express Port 4 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 4.
PCI Express Port 5 Serial Data Receive.
Differential PCI Express receive
pairs for port 5. When port 4 is merged with port 5, these signals become
port 4 receive pairs for lanes 4 through 7.
O
I
O
I
O
I
O
I
Table 1 PCI Express Interface Pins (Part 1 of 2)
4 of 43
November 28, 2011
IDT 89HPES48T12G2 Data Sheet
Signal
PE05TP[3:0]
PE05TN[3:0]
PE06RP[3:0]
PE06RN[3:0]
PE06TP[3:0]
PE06TN[3:0]
PE07RP[3:0]
PE07RN[3:0]
PE07TP[3:0]
PE07TN[3:0]
PE08RP[3:0]
PE08RN[3:0]
PE08TP[3:0]
PE08TN[3:0]
PE09RP[3:0]
PE09RN[3:0]
PE09TP[3:0]
PE09TN[3:0]
PE12RP[3:0]
PE12RN[3:0]
PE12TP[3:0]
PE12TN[3:0]
PE13RP[3:0]
PE13RN[3:0]
PE13TP[3:0]
PE13TN[3:0]
Type
O
Name/Description
PCI Express Port 5 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 5. When port 4 is merged with port 5, these signals
become port 4 transmit pairs for lanes 4 through 7.
PCI Express Port 6 Serial Data Receive.
Differential PCI Express receive
pairs for port 6.
PCI Express Port 6 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 6.
PCI Express Port 7 Serial Data Receive.
Differential PCI Express receive
pairs for port 7. When port 6 is merged with port 7, these signals become
port 6 receive pairs for lanes 4 through 7.
PCI Express Port 7 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 7. When port 6 is merged with port 7, these signals
become port 6 transmit pairs for lanes 4 through 7.
PCI Express Port 8 Serial Data Receive.
Differential PCI Express receive
pairs for port 8.
PCI Express Port 8 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 8.
PCI Express Port 9 Serial Data Receive.
Differential PCI Express receive
pairs for port 9. When port 8 is merged with port 9, these signals become
port 8 receive pairs for lanes 4 through 7.
PCI Express Port 9 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 9. When port 8 is merged with port 9, these signals
become port 8 transmit pairs for lanes 4 through 7.
PCI Express Port 12 Serial Data Receive.
Differential PCI Express
receive pairs for port 12.
PCI Express Port 12 Serial Data Transmit.
Differential PCI Express
transmit pairs for port 12.
PCI Express Port 13 Serial Data Receive.
Differential PCI Express
receive pairs for port 13. When port 12 is merged with port 13, these sig-
nals become port 12 receive pairs for lanes 4 through 7.
PCI Express Port 13 Serial Data Transmit.
Differential PCI Express
transmit pairs for port 13. When port 12 is merged with port 13, these sig-
nals become port 12 transmit pairs for lanes 4 through 7.
Table 1 PCI Express Interface Pins (Part 2 of 2)
I
O
I
O
I
O
I
O
I
O
I
O
Signal
GCLKN[1:0]
GCLKP[1:0]
Type
I
Name/Description
Global Reference Clock.
Differential reference clock input pair. This clock
is used as the reference clock by on-chip PLLs to generate the clocks
required for the system logic. The frequency of the differential reference
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
