LF3320
DEVICES INCORPORATED
Horizontal Digital Image Filter
LF3320
DEVICES INCORPORATED
Horizontal Digital Image Filter
DESCRIPTION
The
LF3320
filters digital images in the
horizontal dimension at real-time
video rates. The input and coefficient
data are both 12 bits and in two’s
complement format. The output is also
in two’s complement format and may
be rounded to 16 bits.
The LF3320 is designed to take
advantage of symmetric coefficient
sets. When symmetric coefficient sets
are used, the device can be configured
as a single 32-tap FIR filter or as two
separate 16-tap FIR filters.
When asymmetric coefficient sets are
used, the device can be configured as a
single 16-tap FIR filter or as two
separate 8-tap FIR filters. Multiple
LF3320s can be cascaded to create
larger filters.
Interleave/Decimation Registers (I/D
Registers) allow interleaved data to be
fed directly into the device and filtered
without separating the data into
individual data streams.
The LF3320 can handle a maximum of
sixteen data sets interleaved together.
The I/D Registers and on-chip accu-
mulators facilitate using decimation to
increase the number of filter taps.
Decimation of up to 16:1 is supported.
The LF3320 contains enough on-board
memory to store 256 coefficient sets.
Two separate LF Interfaces
TM
allow all
256 coefficient sets to be updated within
vertical blanking.
FEATURES
❑
83 MHz Data Rate
❑
12-bit Data or Coefficients (Expand-
able to 24-bit)
❑
32-Tap FIR Filter, Cascadable for
More Filter Taps
❑
Over 49 K-bits of on-board Memory
❑
LF Interface
TM
Allows All 256
Coefficient Sets to be Updated
Within Vertical Blanking
❑
Various Operating Modes: Dual
Filter, Single Filter, Double Wide
Data or Coefficient, Matrix Multipli-
cation, and Accumulator Access.
❑
Selectable 16-bit Data Output with
User-Defined Rounding and Limiting
❑
Supports Interleaved Data Streams
❑
Supports Decimation up to 16:1 for
Increasing Number of Filter Taps
❑
3.3 Volt Supply
❑
144 Lead PQFP
LF3320 B
LOCK
D
IAGRAM
ROUT
11-0
12
12
RIN
11-0
DIN
11-0
CAA
7-0
CENA
CFA
11-0
PAUSEA
LDA
12
INTERLEAVE / DECIMATION
REGISTERS
12
COUT
11-0
CAB
7-0
8
8
CENB
12
256
COEFFICIENT
SET
STORAGE
16-TAP
FILTER A
16-TAP
FILTER B
256
COEFFICIENT
SET
STORAGE
12
CFB
11-0
PAUSEB
LDB
ROUND
SELECT
LIMIT
CIRCUITRY
CLK
OED
16
DOUT
15-0
Video Imaging Products
2-1
08/16/2000–LDS.3320-N
OEC
4
FILTER B I/D REGISTERS
12
RIN
11-0
1-16
1-16
1-16
R E O I
DATA
REVERSAL
ROUT
3-0
RSLB OUT
15-12
FILTER A I/D REGISTERS
8
1-16
1-16
1-16
1-16
1-16
1-16
1-16
S E O I
DEVICES INCORPORATED
DATA
REVERSAL
1-16
1-16
1-16
1-16
ROUT
11-4
12
1-16
1-16
1-16
1-16
1-16
1-16
1-16
1-16
1-16
1-16
1-16
OEC
12
COUT
11-0
1-16
1-16
1-16
1-16
A
A
ALU
ALU
ALU
ALU
ALU
ALU
ALU
ALU
ALU
ALU
ALU
ALU
CAB
7-0
8
CENB
Coef Bank 15
RSLB
OUT
11-0
CAA
7-0
ALU
B
B
A
A
A
A
A
A
A
A
A
A
A
B
B
B
B
B
B
B
B
B
B
B
A
ALU
B
A
ALU
B
A
ALU
B
CENA
8
13
13
13
12
13
13
13
13
13
13
13
13
13
13
13
13
13
12
Coef Bank 0
1-16
DIN
11-0
12
Coef Bank 14
12
Coef Bank 1
12
12
Coef Bank 13
Coef Bank 2
12
12
Coef Bank 12
Coef Bank 3
12
12
Coef Bank 11
Coef Bank 4
12
12
Coef Bank 10
Coef Bank 5
12
12
Coef Bank 9
F
IGURE
1. LF3320 F
UNCTIONAL
B
LOCK
D
IAGRAM
Coef Bank 6
12
12
Coef Bank 8
25
25
25
25
25
25
25
25
25
25
25
25
LDA
CFA
11-0
PAUSEA
CFB
11-0
ACCA
32
32
SCALE
32
32
"0"
PAUSEB
ACCM A
ACCM B
LDB
2-2
27
27
CONFIGURATION AND
CONTROL REGISTERS
ROUND
SELECT
LIMIT
ROUND
SELECT
LIMIT
Coef Bank 7
25
25
25
25
FILTER A
LF
INTERFACE
27
27
FILTER B
LF
INTERFACE
12
12
ACCB
"0"
TXFRA
TXFRB
4
FILTER A
16
4
RSLB
3-0
FILTER B
16
RSLB OUT
15-0
OED
RSLA
3-0
SHENA
SHENB
16
DOUT
15-0
Horizontal Digital Image Filter
Video Imaging Products
LF3320
08/16/2000–LDS.3320-N
CLK
LF3320
DEVICES INCORPORATED
Horizontal Digital Image Filter
F
IGURE
2.
I
NPUT
F
ORMATS
Input Data
11 10 9
–2
11
2
10
2
9
(Sign)
SIGNAL DEFINITIONS
Power
V
CC
and GND
+3.3 V power supply. All pins must be
connected.
Clock
CLK — Master Clock
The rising edge of CLK strobes all
enabled registers.
Inputs
DIN
11-0
— Data Input
DIN
11-0
is the 12-bit data input port to
Filter A. In Dual Filter Mode, DIN
11-0
can also be the 12-bit input port to
Filter B. Data is latched on the rising
edge of CLK.
RIN
11-0
— Reverse Cascade Input
In Single Filter Mode, RIN
11-0
is the 12-
bit reverse cascade input port. This
port is connected to ROUT
11-0
of
another LF3320. In Dual Filter Mode,
RIN
11-0
can be the 12-bit input port to
Filter B. Data is latched on the rising
edge of CLK.
CFA
11-0
— Coefficient A Input
CFA
11-0
is used to load data into the
Filter A coefficient banks (banks 0
through 7) and the configuration/
control registers. Data present on
CFA
11-0
is latched into the Filter A LF
Interface
TM
on the rising edge of CLK
when LDA is LOW (see the LF
Interface
TM
section for a full discus-
sion).
CAA
7-0
— Coefficient Address A
CAA
7-0
determines which row of data
in coefficient banks 0 through 7 is fed
to the multipliers. CAA
7-0
is latched
into Coefficient Address Register A on
the rising edge of CLK when CENA is
LOW.
Coefficient Data
11 10 9
–2
0
2
–1
2
–2
(Sign)
2 1 0
2
2
2
1
2
0
2 1 0
2
–9
2
–10
2
–11
F
IGURE
3. A
CCUMULATOR
O
UTPUT
F
ORMATS
Accumulator A Output
31 30 29
–2
20
2
19
2
18
(Sign)
Accumulator B Output
31 30 29
–2
20
2
19
2
18
(Sign)
2 1 0
2
–9
2
–10
2
–11
2 1 0
2
–9
2
–10
2
–11
T
ABLE
1.
SLCT
4-0
00000
00001
00010
O
UTPUT
F
ORMATS
S
15
S
14
S
13
F
15
F
16
F
17
F
14
F
15
F
16
F
13
F
14
F
15
···
···
···
···
S
8
F
8
F
9
F
10
S
7
F
7
F
8
F
9
···
···
···
···
S
2
F
2
F
3
F
4
S
1
F
1
F
2
F
3
S
0
F
0
F
1
F
2
·
·
·
01110
01111
10000
·
·
·
F
29
F
30
F
31
·
·
·
F
28
F
29
F
30
·
·
·
F
27
F
28
F
29
·
·
·
···
···
···
F
22
F
23
F
24
·
·
·
F
21
F
22
F
23
·
·
·
···
···
···
F
16
F
17
F
18
·
·
·
F
15
F
16
F
17
·
·
·
F
14
F
15
F
16
CFB
11-0
— Coefficient B Input
CFB
11-0
is used to load data into the
Filter B coefficient banks (banks 8
through 15) and the configuration/
control registers. Data present on
CFB
11-0
is latched into the Filter B LF
Interface
TM
on the rising edge of CLK
when LDB is LOW (see the LF
Interface
TM
section for a full discussion).
CAB
7-0
— Coefficient Address B
CAB
7-0
determines which row of data in
coefficient banks 8 through 15 is fed to the
multipliers. CAB
7-0
is latched into
Coefficient Address Register B on the
rising edge of CLK when CENB is LOW.
Outputs
DOUT
15-0
— Data Output
DOUT
15-0
is the 16-bit registered data
output port for the overall filter (Single
Filter Mode) or Filter A (Dual Filter
Mode).
COUT
11-0
— Cascade Output
In Single Filter Mode, COUT
11-0
is a
12-bit registered cascade output port.
COUT
11-0
should be connected to
DIN
11-0
of another LF3320. In Dual
Filter Mode, COUT
11-0
is a 12-bit
registered output port for the lower
twelve bits of the 16-bit Filter B output.
Video Imaging Products
2-3
08/16/2000–LDS.3320-N
LF3320
DEVICES INCORPORATED
Horizontal Digital Image Filter
CENB — Coefficient Address Enable B
When CENB is LOW, data on CAB
7-0
is latched into Coefficient Address
Register B on the rising edge of CLK.
When CENB is HIGH, data on CAB
7-0
is not latched and the register’s
contents will not be changed.
TXFRA — Filter A LIFO Transfer
Control
TXFRA is used to change which LIFO
in the data reversal circuitry sends
data to the reverse data path and
which LIFO receives data from the
forward data path in Filter A. When
TXFRA goes LOW, the LIFO sending
data to the reverse data path becomes
the LIFO receiving data from the
forward data path, and the LIFO
receiving data from the forward data
path becomes the LIFO sending data to
the reverse data path. The device must
see a HIGH to LOW transition of
TXFRA in order to switch LIFOs.
TXFRA is latched on the rising edge of
CLK.
TXFRB — Filter B LIFO Transfer
Control
TXFRB is used to change which LIFO
in the data reversal circuitry sends
data to the reverse data path and
which LIFO receives data from the
forward data path in Filter B. When
TXFRB goes LOW, the LIFO sending
data to the reverse data path becomes
the LIFO receiving data from the
forward data path, and the LIFO
receiving data from the forward data
path becomes the LIFO sending data to
the reverse data path. The device must
see a HIGH to LOW transition of
TXFRB in order to switch LIFOs.
TXFRB is latched on the rising edge of
CLK.
ACCA — Accumulator A Control
When ACCA is HIGH, Accumulator A
is enabled for accumulation and the
Accumulator A Output Register is
disabled for loading. When ACCA is
LOW, no accumulation is performed
and the Accumulator A Output Register
is enabled for loading. ACCA is latched
on the rising edge of CLK.
ACCB — Accumulator B Control
When ACCB is HIGH, Accumulator B
is enabled for accumulation and the
Accumulator B Output Register is
disabled for loading. When ACCB is
LOW, no accumulation is performed
and the Accumulator B Output Regis-
ter is enabled for loading. ACCB is
latched on the rising edge of CLK.
SHENA — Filter A Shift Enable
In Dual Filter Mode, SHENA enables
or disables the loading of data into the
Input (DIN
11-0
) and Filter A I/D
Registers. When SHENA is LOW, data
is latched into the Input/Cascade
Registers and shifted through the I/D
Registers on the rising edge of CLK.
When SHENA is HIGH, data can not
be loaded into the Input/Cascade
Registers or shifted through the I/D
Registers and their contents will not be
changed.
In Single Filter Mode, SHENA also
enables or disables the loading of data
into the Reverse Cascade Input (RIN
11-
0
), Cascade Output (COUT
11-0
), Reverse
Cascade Output (ROUT
11-0
) and Filter B
I/D Registers. It is important to note
that in Single Filter Mode, both SHENA
and SHENB should be connected
together. Both must be active to enable
data loading in Single Filter Mode.
SHENA is latched on the rising edge of
CLK.
SHENB — Filter B Shift Enable
In Dual Filter Mode, SHENB enables or
disables the loading of data into the
Reverse Cascade Input (RIN
11-0
),
Cascade Output (COUT
11-0
), Reverse
Cascade Output (ROUT
3-0
) and Filter B
I/D Registers. When SHENB is LOW,
data is latched into the Cascade Regis-
ters and shifted through the I/D
ROUT
11-0
— Reverse Cascade Output
In Single Filter Mode, ROUT
11-0
is a
12-bit registered cascade output port.
ROUT
11-0
on one device should be
connected to RIN
11-0
of another LF3320.
In Dual Filter Mode, ROUT
3-0
is a 4-bit
registered output port for the upper four
bits of the 16-bit Filter B output. In this
mode, ROUT
11-4
is disabled.
Controls
LDA — Coefficient A Load
When LDA is LOW, data on CFA
11-0
is
latched into the Filter A LF Interface
TM
on the rising edge of CLK. When LDA is
HIGH, data is not loaded into the Filter
A LF Interface
TM
. When enabling the LF
Interface
TM
for data input, a HIGH to
LOW transition of LDA is required in
order for the input circuitry to function
properly. Therefore, LDA must be set
HIGH immediately after power up to
ensure proper operation of the input
circuitry (see the LF Interface
TM
section
for a full discussion).
CENA — Coefficient Address Enable A
When CENA is LOW, data on CAA
7-0
is latched into Coefficient Address
Register A on the rising edge of CLK.
When CENA is HIGH, data on CAA
7-0
is not latched and the register’s
contents will not be changed.
LDB — Coefficient B Load
When LDB is LOW, data on CFB
11-0
is
latched into the Filter B LF Interface
TM
on the rising edge of CLK. When LDB is
HIGH, data is not loaded into the Filter
B LF Interface
TM
. When enabling the LF
Interface
TM
for data input, a HIGH to
LOW transition of LDB is required in
order for the input circuitry to function
properly. Therefore, LDB must be set
HIGH immediately after power up to
ensure proper operation of the input
circuitry (see the LF Interface
TM
section
for a full discussion).
Video Imaging Products
2-4
08/16/2000–LDS.3320-N
LF3320
DEVICES INCORPORATED
Horizontal Digital Image Filter
ROUT
3-0
are enabled for output. When
OEC is HIGH, COUT
11-0
and ROUT
3-0
are placed in a high-impedance state.
PAUSEA — LF Interface
TM
Pause
When PAUSEA is HIGH, the Filter A
LF Interface
TM
loading sequence is
halted until PAUSEA is returned to a
LOW state. This effectively allows the
user to load coefficients and control
registers at a slower rate than the
master clock (see the LF Interface
TM
section for a full discussion).
PAUSEB — LF Interface
TM
Pause
When PAUSEB is HIGH, the Filter B LF
Interface
TM
loading sequence is halted
until PAUSEB is returned to a LOW
state. This effectively allows the user
to load coefficients and control regis-
ters at a slower rate than the master
clock (see the LF Interface
TM
section for
a full discussion).
Registers on the rising edge of CLK.
When SHENB is HIGH, data can not be
loaded into the Cascade Registers or
shifted through the I/D Registers and
their contents will not be changed.
In Single Filter Mode, SHENB also
enables or disables the loading of data
into the Input (DIN
11-0
), Reverse
Cascade Output (ROUT
11-0
) and Filter
A I/D Registers. It is important to note
that in Single Filter Mode, both
SHENA and SHENB should be
connected together. Both must be
active to enable data loading in Single
Filter Mode. SHENB is latched on the
rising edge of CLK.
RSLA
3-0
— Filter A Round/Select/Limit
Control
RSLA
3-0
determines which of the
sixteen user-programmable Round/
Select/Limit registers (RSL registers)
are used in the Filter A RSL circuitry.
A value of 0 on RSLA
3-0
selects RSL
register 0. A value of 1 selects RSL
register 1 and so on. RSLA
3-0
is
latched on the rising edge of CLK (see
the round, select, and limit sections for
a complete discussion).
RSLB
3-0
— Filter B Round/Select/Limit
Control
RSLB
3-0
determines which of the sixteen
user-programmable RSL registers are
used in the Filter B RSL circuitry. A
value of 0 on RSLB
3-0
selects RSL
register 0. A value of 1 selects RSL
register 1 and so on. RSLB
3-0
is latched
on the rising edge of CLK (see the round,
select, and limit sections for a complete
discussion).
OED — DOUT Output Enable
When OED is LOW, DOUT
15-0
is
enabled for output. When OED is
HIGH, DOUT
15-0
is placed in a high-
impedance state.
OEC — COUT/ROUT Output Enable
When OEC is LOW, COUT
11-0
and
F
IGURE
4. S
INGLE
F
ILTER
M
ODE
12
ROUT
11-0
12
DIN
11-0
I/D
REGISTERS
I/D
REGISTERS
12
RIN
11-0
12
COUT
11-0
FILTER
A
FILTER
B
RSL
CIRCUIT
16
DOUT
15-0
F
IGURE
5. D
UAL
F
ILTER
M
ODE
12
12
DIN
11-0
I/D
REGISTERS
I/D
REGISTERS
RIN
11-0
FILTER
A
FILTER
B
R.S.L.
CIRCUIT
16
DOUT
15-0
R.S.L.
CIRCUIT
16
ROUT
3-0
/ COUT
11-0
Video Imaging Products
2-5
08/16/2000–LDS.3320-N
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
