CM72SD512ARLP
512 MByte Registered DDR DIMM with ECC
Key Features
Error Checking and Correcting (ECC) for maximum memory
reliability
Very high density using 512 MBit SDRAM devices
High Performance
-
-
-
-
registered synchronous Double Data Rate SDRAM
all inputs synchronized to system clock
data transferred on both rising and falling edge of clock
PLL-based clock regeneration
SSTL-2 compatible (2.5V) switching
Serial Presence Detect (SPD) EEPROM provides automatic memory
configuration
Series termination on clock and data lines
Board footprint of less than 2.0 square inches
Built using nine 64M x 8 DDR SDRAMS, 4K refresh
Low Module Height: 1.2 inches MAX
Pin-compatible with all PC1600, PC2100, PC2700, and PC3200
modules
Selection Guide
CM72SD512ARLP-xxxx/x
MODULE SIZE:
512 MByte, 32Mx8 RAMs
ADDRESS PATH:
Blank = Unbuffered
R = Registered
MODULE HEIGHT
LP = 1.2 inches
CORSAIR MEMORY
SPEED:
2100: PC2100 (266 MHz)
2700: PC2700 (333 MHz)
3200: PC3200 (400 MHz)
RAM VENDOR:
M = Micron
N = Infineon
S = Samsung
www.corsairmemory.com
512MB Registered DDR DIMM with ECC
General Description
The CM72SD512ARLP is a Double Data Rate SDRAM Dual Inline
Memory Module (DIMM), designed for applications in which both per-
formance and density are critical. This DIMM includes Error Checking
and Correcting (ECC) for maximum reliability, and has registered address
and control signals to enable fully configured systems.
These DIMMs are constructed using nine 512MBit (64Mx8) DDR
SDRAMs in TSOP-II packages, and are fully compliant with JEDEC
specifications.
The module also includes an EEPROM to support Serial Presence Detect
(SPD) requirements. Decoupling capacitors are mounted on the printed
circuit board for each DDR SDRAM device, and series termination is
provided on all clock and data lines.
The synchronous design of these Corsair SDRAM DIMMs allows precise
cycle control with the use of the system clock. Two I/O transactions are
possible on every clock cycle due to the use of double data rate RAMs. The
high clock frequency and high density of this device enable a high level of
performance to be achieved in advanced workstations and servers.
Pin Definitions
Pin Name
A0 - A12
BA0, BA1
DQ0 - DQ63
CB0 - CB7
DQS0 - DQS8
CK0, /CK0
CKE0, CKE1
/CS0, /CS1
/RAS
/CAS
/WE
DM0 - DM8
VDD
VDDQ
VSS
VREF
VDDSPD
SDA
SCL
SA0 - SA2
/RESET
NC
Function
Address Inputs
Bank Address Select Inputs
Data Input/Output
ECC Check Bits
Data Strobe Input/Output
Clock Inputs
Clock Enable Inputs
Chip Select Inputs
Row Address Strobe Input
Column Address Strobe Input
Write Enable Input
Data Mask Inputs
Power Supply (2.5V)
Data Input/Output Power Supply
Ground
SSTL-2 Signalling Reverence Voltage
Serial EEPROM Power
SPD Data Output
SPD Clock Input
SPD Address Inputs
Reset Enable
No Connection
Page 2
512MB Registered DDR DIMM with ECC
Pin Configuration
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
Front Side
VREF
DQ0
VSS
DQ1
DQS0
DQ2
VDD
DQ3
NC
/RESET
VSS
DQ8
DQ9
DQS1
VDDQ
NC
NC
VSS
DQ10
DQ11
CKE0
VDDQ
DQ16
DQ17
DQS2
VSS
A9
DQ18
A7
VDDQ
DQ19
A5
DQ24
VSS
DQ25
DQS3
A4
VDD
DQ26
DQ27
A2
VSS
A1
CB0
CB1
VDD
Pin #
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
138
137
138
Back Side
VSS
DQ4
DQ5
VDDQ
DM0
DQ6
DQ7
VSS
NC
NC
A13
VDDQ
DQ12
DQ13
DM1
VDD
DQ14
DQ15
CKE1
VDDQ
BA2
DQ20
A12
VSS
DQ21
A11
DM2
VDD
DQ22
A8
DQ23
VSS
A6
DQ28
DQ29
VDDQ
DM3
A3
DQ30
VSS
DQ31
CB4
CB5
VDDQ
CK0
/CK0
Pin #
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
Front Side
DQS8
A0
CB2
VSS
CB3
BA1
DQ32
VDDQ
DQ33
DQS4
DQ34
VSS
BA0
DQ35
DQ40
VDDQ
/WE
DQ41
/CAS
VSS
DQS5
DQ42
DQ43
VDD
/CS2
DQ48
DQ49
VSS
/CK2
CK2
VDDQ
DQS6
DQ50
DQ51
VSS
VDDID
DQ56
DQ57
VDD
DQS7
DQ58
DQ59
VSS
NC
SDA
SDL
Pin #
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
Back Side
VSS
DM8
A10
CB6
VDDQ
CB7
VSS
DQ36
DQ37
VDD
DM4
DQ38
DQ39
VSS
DQ44
/RAS
DQ45
VDDQ
/CS0
/CS1
DM5
VSS
DQ46
DQ47
/CS3
VDDQ
DQ52
DQ53
NC
VDD
DM6
DQ54
DQ55
VDDQ
NC
DQ60
DQ61
VSS
DM7
DQ62
DQ63
VDDQ
SA0
SA1
SA2
VDDSPD
Page 3
512MB Registered DDR DIMM with ECC
Block Diagram
/CS0
DQS0
DM0
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQS1
DM1
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQS2
DM2
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQS3
DM3
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQS8
DM8
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
DM DQS /CS
DQ0
DQ1
DQ2
U5
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
A0 - A12
BA0, BA1
/RAS, /CAS
/WE
CKE0,1
/CS0
/CS1
Serial PD
DM DQS /CS
DQ0
DQ1
DQ2
U4
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
DM DQS /CS
DQ0
DQ1
DQ2
U3
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
DM DQS /CS
DQ0
DQ1
DQ2
U2
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
DM DQS /CS
DQ0
DQ1
DQ2
U1
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
DQS4
DM4
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQS5
DM5
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQS6
DM6
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQS7
DM7
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
DM DQS /CS
DQ0
DQ1
DQ2
U9
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
DM DQS /CS
DQ0
DQ1
DQ2
U8
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
DM DQS /CS
DQ0
DQ1
DQ2
U7
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
DM DQS /CS
DQ0
DQ1
DQ2
U6
DQ3
DQ0
DQ1
DQ2
DQ3
/CS
22
Ω
Reg
47K
All SDRAMs
SCL
WP
A0 A1 A2
SA0 SA1 SA2
SDA
VDDQ
VDD
All SDRAMs
All SDRAMs
22
Ω
120Ω
DQn o
DQSn
DMn
PLL
All SDRAMs
Every DQ,
DQS, DM
pin of
SDRAM
VREF
VSS
All SDRAMs
All SDRAMs
CLK0
/CLK0
Page 4
512MB Registered DDR DIMM with ECC
Package Configuration
5.250
.160
MAX
COMPONENT AREA (BOTH SIDES)
.700
TYP
.091
TYP
Pin 1
.091
TYP
.040
TYP
.050
TYP
2.55
4.750
1.95
.250
TYP
.394
TYP
.050
TYP
1.200
MAX
© Corsair Memory Incorporated, May 2005. Corsair and the Corsair Logo are trademarks of Corsair Memory Incorporated. All other trademarks are
the property of their respective owners. Corsair reserves the right to make changes without notice to any products herein. Corsair makes no warranty,
representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Corsair assume any liability arising out of the
application of any product, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Corsair does
not convey any license under its patent rights nor the rights of others. Corsair products are not designed, intended, or authorized for use in applications
intended to support or sustain life, or for any other application for which the failure of the Corsair product could create a situation in which personal
injury or death may occur.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
