电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LH6V4256

产品描述CMOS 1M (256K x 4) Dynamic RAM
文件大小147KB,共18页
制造商SHARP
官网地址http://sharp-world.com/products/device/
下载文档 全文预览

LH6V4256概述

CMOS 1M (256K x 4) Dynamic RAM

文档预览

下载PDF文档
LH6V4256
FUNCTION
262,144 words
×
4 bit
Access time: 100 ns (MAX)
Cycle time: 190 ns (MIN)
Fast page mode cycle time: 60 ns (MIN)
Power supply: +3.3 V
±0.3
V
Power consumption (MAX):
Operating: 126 mW
Standby: 0.54 mW
Built-in latch circuit for row-address,
column-address, and input data
OE = Don’t care in early write operation
RAS only refresh, hidden refresh, and
CAS before RAS refresh capability
On-chip refresh counter
512 refresh cycle/8 ms
Packages:
20-pin, 300-mil DIP
26-pin, 300-mil SOJ
28-pin, 8
×
13 mm
2
TSOP (Type I)
CMOS 1M (256K
×
4) Dynamic RAM
DESCRIPTION
The LH6V4256 is a 262,144 word
×
4-bit dynamic
RAM which allows fast page mode access. The
LH6V4256 is fabricated on SHARP’s advanced CMOS
double-level polysilicon gate technology. With its input
multiplexed and packaged in the standard 20-pin DIP,
26-pin SOJ, or 28-pin TSOP (I) packages, it is easy to
realize memory systems with low power dissipation and
large memory capacity. The LH6V4256 operates on a
single +3.3 V power supply and the built-in biasing
voltage generator circuit.
PIN CONNECTIONS
20-PIN DIP
I/O
1
I/O
2
WE
RAS
NC
A
0
A
1
A
2
A
3
V
CC
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
SS
I/O
4
I/O
3
CAS
OE
A
8
A
7
A
6
A
5
A
4
6V4256-1
TOP VIEW
Figure 1. Pin Connections for DIP Package
2-14

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2173  1503  710  106  887  45  13  9  1  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved