
TMS320DM368 DaVinci Digital Media Processor
| 参数名称 | 属性值 |
| DSP | 0 |
| I2C | 1 |
| Operating systems | Linux |
| EMAC | 10/100 |
| PCI/PCIe | 0 |
| Rating | Catalog |
| UART(SCI) | 2 |
| Video acceleration | 1 MJCP,1 HDVICP |
| On-chip L2 cache/RAM | 0 |
| Operating temperature range(C) | -40 to 85,0 to 85 |
| Arm MHz (Max.) | 432 |
| DRAM | LPDDR,DDR2 |
| Approx. price(US$) | 19.95 | 1ku |
| Arm CPU | 1 ARM9 |
| Video port (configurable) | 1 Dedicated Input,1 Dedicated Output |
| DSP MHz | 0 |
| SPI | 5 |
| USB | USB2.0,HS,OTG |
| TMS320DM368 | DM368ZCEZ | VS3674UNION | DM368ZCEDZ | VCBU68WMCE30 | VS3674PITTA | |
|---|---|---|---|---|---|---|
| 描述 | TMS320DM368 DaVinci Digital Media Processor | DaVinci Digital Media Processor 338-NFBGA 0 to 85 | DaVinci Digital Media Processor 338-NFBGA 0 to 85 | DaVinci Digital Media Processor 338-NFBGA -40 to 85 | DaVinci Digital Media Processor 338-NFBGA 0 to 85 | DaVinci Digital Media Processor 338-NFBGA 0 to 85 |
| I2C | 1 | 1 | 1 | 1 | 1 | 1 |
| EMAC | 10/100 | 10/100 | 10/100 | 10/100 | 10/100 | 10/100 |
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
| UART(SCI) | 2 | 2 | 2 | 2 | 2 | 2 |
| DRAM | LPDDR,DDR2 | LPDDR,DDR2 | LPDDR,DDR2 | LPDDR,DDR2 | LPDDR,DDR2 | LPDDR,DDR2 |
| SPI | 5 | 5 | 5 | 5 | 5 | 5 |
| USB | USB2.0,HS,OTG | USB2.0,HS,OTG | USB2.0,HS,OTG | USB2.0,HS,OTG | USB2.0,HS,OTG | USB2.0,HS,OTG |
| Operating systems | Linux | Linux | Linux | Linux | Linux | - |
| Video acceleration | 1 MJCP,1 HDVICP | 1 MJCP,1 HDVICP | 1 MJCP,1 HDVICP | 1 MJCP,1 HDVICP | 1 MJCP,1 HDVICP | - |
| Operating temperature range(C) | -40 to 85,0 to 85 | -40 to 85,0 to 85 | -40 to 85,0 to 85 | -40 to 85,0 to 85 | -40 to 85,0 to 85 | - |
| Arm MHz (Max.) | 432 | 432 | 432 | 432 | 432 | - |
| Approx. price(US$) | 19.95 | 1ku | 19.95 | 1ku | 19.95 | 1ku | 19.95 | 1ku | 19.95 | 1ku | - |
| Arm CPU | 1 ARM9 | 1 ARM9 | 1 ARM9 | 1 ARM9 | 1 ARM9 | - |
| Video port (configurable) | 1 Dedicated Input,1 Dedicated Output | 1 Dedicated Input,1 Dedicated Output | 1 Dedicated Input,1 Dedicated Output | 1 Dedicated Input,1 Dedicated Output | 1 Dedicated Input,1 Dedicated Output | - |
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved