Model 626
Features
Very Low Jitter LVPECL or LVDS Clock
Ceramic Surface Mount Package
Very Low Phase Jitter Performance, 500fs Maximum
Fundamental or 3
rd
Overtone Crystal Design
Frequency Range 6 – 220MHz *
+2.5V or +3.3V Operation [+1.8V LVDS only]
Output Enable Standard
Tape and Reel Packaging, EIA-418
SerDes
Storage Area Networking
Broadband Access
SONET/SDH/DWDM
PON
Ethernet/GbE/SyncE
Fiber Channel
Test and Measurement
Part Dimensions:
2.5 × 2.0 × 1.1mm
•
14.25852mg
Applications
Standard Frequencies
- 25.00MHz
- 100.00MHz
- 27.00MHz
- 125.00MHz
- 50.00MHz
- 155.52MHz
- 74.1758MHz
- 156.25MHz
- 74.25MHz
- 161.1328MHz
* See Page 9 for additional developed frequencies.
Check with factory for availability of frequencies not listed.
Description
CTS Model 626 is a low cost, high performance clock oscillator supporting differential LVPECL or LVDS outputs.
Employing the latest IC technology, M626 has excellent stability and very low jitter/phase noise performance.
Ordering Information
Model
626
Output
Type
P
Frequency Code
[MHz]
XXX or XXXX
Frequency
Stability
4
Temperature
Range
I
Supply
Voltage
3
Packaging
T
Code
P
L
Output
LVPECL - Pin 1 Enable
LVDS - Pin 1 Enable
Code
6
5
4
3
2
Code
Frequency
Stability
±20ppm
2
±25ppm
±30ppm
±50ppm
±100ppm
Code Temp. Range
-20°C to +70°C
C
-40°C to +85°C
I
G -40°C to +105°C
3
Code
M
2
3
Voltage
+1.8Vdc
4
+2.5Vdc
+3.3Vdc
Product Frequency Code
1
Notes:
1]
2]
3]
4]
Packing
Code
1k pcs./reel
T
Refer to document 016-1454-0, Frequency Code Tables. 3-digits for frequencies <100MHz, 4-digits for frequencies 100MHz or greater.
Check factory for availability. Temperature code C only.
Check factory for availability. Stability codes 2 and 3 only.
LVDS output only. Consult factory for availability.
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
This product is specified for use only in standard commercial applications. Supplier disclaims all express and implied warranties and liability in connection with any use of this
product in any non-commercial applications or in any application that may expose the product to conditions that are outside of the tolerances provided in its specification.
DOC# 008-0586-0 Rev. B
Page 1 of 10
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 626
Electrical Specifications
Operating Conditions
P ARAMETER
Maximum Supply Voltage
Supply Voltage
[Note 1]
SYMBO L
V
CC
V
CC
CO NDITIO NS
-
±5%
MIN
-0.3
1.710
2.375
3.135
TYP
-
1.8
2.5
3.3
45
30
7
+25
-
MAX
4.0
1.890
2.625
3.465
70
40
20
+70
+85
+105
+125
UNIT
V
V
Supply Current
LVP ECL
LVDS
LVDS
O perating Temperature
Storage Temperature
T
A
T
STG
I
CC
V
CC
= +3.3V or +2.5V @ maximum load
V
CC
= +1.8V @ maximum load
-
-
-
-
-
-20
-40
-40
-50
mA
°C
°C
Frequency Stability
P ARAMETER
Frequenc y Range
LVP ECL
LVDS
Frequenc y Stability
[Note 2]
SYMBO L
f
O
CO NDITIO NS
-
MIN
TYP
6 - 220
6 - 220
MAX
UNIT
MHz
±ppm
5
ppm
Δf/f
O
Δf/f
25
-
First Year @ +25°C, nominal V
CC
-5
20, 25, 30, 50 or 100
-
Aging
1.] LVDS output only for +1.8V option.
2.] Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.
Output Parameters
P ARAMETER
O utput Type
O utput Load
SYMBO L
-
R
L
V
OH
O utput Voltage Levels
V
OL
V
OH
V
OL
O utput Duty Cyc le
Rise and Fall Time
O utput Type
O utput Load
O utput Voltage Levels
O utput Duty Cyc le
Differential O utput Voltage
O ffset Voltage
Rise and Fall Time
SYM
T
R
, T
F
-
R
L
V
OH
V
OL
SYM
V
OD
V
OS
T
R
, T
F
CO NDITIO NS
-
Terminated to V
CC
- 2.0V
PECL Load, -20°C to +70°C
PECL Load, -40°C to +85°C
@ V
CC
- 1.3V
@ 20%/80% Levels, R
L
= 50 Ohms
-
Between Outputs
LVDS Load
@ 1.25V
R
L
= 100 Ohms
LVDS Load
@ 20%/80% Levels, R
L
= 100 Ohms
-
-
0.90
45
247
1.125
-
-
V
CC
- 1.025
V
CC
- 1.810
V
CC
- 1.085
V
CC
- 1.830
45
-
MIN
TYP
LVP ECL
50
-
-
-
-
-
0.3
LVDS
100
1.43
1.10
-
330
1.25
0.4
-
1.60
-
55
454
1.375
0.7
-
V
CC
- 0.880
V
CC
- 1.620
V
CC
- 0.880
V
CC
- 1.555
55
0.7
MAX
UNIT
-
Ohms
V
V
%
ns
-
Ohms
V
%
mV
V
ns
DOC# 008-0586-0 Rev. B
Page 2 of 10
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 626
Electrical Specifications
Output Parameters
P ARAMETER
Start Up Time
Enable Func tion [Standby]
Enable Input Voltage
Disable Input Voltage
Disable Time
Standby Current
Enable Time
P hase Jitter, RMS
V
IH
V
IL
T
PLZ
I
ST
T
PLZ
tjrms
Pin 1 Logic '1', Output Enabled
Pin 1 Logic '0', Output Disabled
Pin 1 Logic '0', Output Disabled
Pin 1 Logic '0', Output Disabled
Pin 1 Logic '1', Output Enabled
40MHz - 220MHz, Bandwidth 12kHz to 20MHz
6MHz - 39.999MHz, Bandwidth 12kHz to 5MHz
0.7V
CC
-
-
-
-
-
-
-
-
-
-
-
300
-
-
0.3V
CC
200
15
4
500
<1
V
V
ns
µA
ms
fs
ps
SYMBO L
T
S
CO NDITIO NS
Application of V
CC
MIN
-
TYP
3
MAX
10
UNIT
ms
Enable Truth Table
Pin 1
Logic ‘1’
Open
Logic ‘0’
Pin 4 & Pin 5
Output
Output
High Imp.
Test Circuit
LVPECL
LVDS
Output Waveform
LVPECL or LVDS
DOC# 008-0586-0 Rev. B
Page 3 of 10
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 626
Electrical Specifications
Performance Data
Phase Noise [typical]
100MHz, LVDS, V
CC
= +2.5V, T
A
= +25°C
125MHz, LVDS, V
CC
= +3.3V, T
A
= +25°C
125MHz, LVDS, V
CC
= +2.5V, T
A
= +25°C
133MHz, LVDS, V
CC
= +3.3V, T
A
= +25°C
133MHz, LVDS, V
CC
= +2.5V, T
A
= +25°C
156.25MHz, LVDS, V
CC
= +3.3V, T
A
= +25°C
DOC# 008-0586-0 Rev. B
Page 4 of 10
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
Very Low Jitter LVPECL or LVDS Clock
Model 626
Electrical Specifications
Performance Data
Phase Noise [typical]
150MHz, LVPECL, V
CC
= +2.5V, T
A
= +25°C
150MHz, LVPECL, V
CC
= +3.3V, T
A
= +25°C
155.52MHz, LVPECL, V
CC
= +2.5V, T
A
= +25°C
155.52MHz, LVPECL, V
CC
= +3.3V, T
A
= +25°C
156.25MHz, LVPECL, V
CC
= +2.5V, T
A
= +25°C
156.25MHz, LVPECL, V
CC
= +3.3V, T
A
= +25°C
DOC# 008-0586-0 Rev. B
Page 5 of 10
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
