D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
FAN7383 Half-Bridge Gate-Drive IC
February 2007
FAN7383
Half-Bridge Gate-Drive IC
Features
Floating Channel Designed for Bootstrap Operation to
+600V.
Typically 350mA/650mA Sourcing/Sinking Current
Driving Capability for Both Channels
Extended Allowable Negative V
S
Swing to -9.8V for
Signal Propagation at V
DD
=V
BS
=15V
High-Side Output in Phase of IN Signal
Built-in UVLO Functions for Both Channels
Built-in Common-Mode dv/dt Noise Canceling Circuit
Typically Internal 330ns Minimum Dead-Time
Programmable Turn-On Delay Time Control
(Dead-Time)
Description
The FAN7383 is a half-bridge gate-drive IC with
shutdown and programmable dead-time control
functions for driving MOSFETs and IGBTs that operate
up to +600V.
Fairchild’s high voltage process and common-mode
noise canceling technique give stable operation of high-
side drivers under high-dv/dt noise circumstances.
An advanced level-shift circuit allows high-side gate
driver operation up to V
S
= -9.8V (typical) for V
BS
=15V.
The UVLO circuits for both channels prevent malfunction
when V
DD
and V
BS
are lower than the specified
threshold voltage.
Output drivers typically source/sink 350mA/650mA,
respectively, which is suitable for all kinds of half and full
bridge inverter.
14-SOP
Applications
SMPS
Motor Drive Inverter
Fluorescent Lamp Ballast
HID Ballast
1
Ordering Information
Part Number
FAN7383M
(1)
FAN7383MX
(1)
Package
14-SOP
Pb-Free
Yes
Operating Temperature Range Packing Method
-40°C ~ 125°C
Tube
Tape & Reel
Note:
1. These devices passed wave soldering test by JESD22A-111.
© 2006 Fairchild Semiconductor Corporation
FAN7383 Rev. 1.0.3
www.fairchildsemi.com
FAN7383 Half-Bridge Gate-Drive IC
Typical Application Circuit
R
BOOT
D
BOOT
V
DC
V
DD
PWM
Shutdown
PWM IC
Control
1
2
3
4
5
IN
SD
DT
V
DD
LO1
LO2
GND
V
B
HO1
HO2
V
S
NC
NC
NC
14
R
HON
13
12
11
10
9
8
R
HOFF
C
BOOT
R
DT
6
7
R
LOFF
R
LON
FAN7383 Rev.01
Figure 1. Application Circuit for Half-Bridge Switching Power Supply
V
DC
V
CC
V
DD
V
B
HO1
HO2
V
DD
V
B
HO1
HO2
V
S
PHA
PHB
IN
V
S
IN
SD
SD
Forward
SD
M
Reverse
LO1
FAN7383
LO1
DT
GND
LO2
FAN7383
LO2
GND
DC Motor
Controller
DT
FAN7383 Rev.01
Figure 2. Application Circuit for Full-Bridge DC Motor Driver
© 2006 Fairchild Semiconductor Corporation
FAN7383 Rev. 1.0.3
2
www.fairchildsemi.com
FAN7383 Half-Bridge Gate-Drive IC
Internal Block Diagram
14
UVLO
V
B
HO1
HO2
V
S
V
DD
LO1
LO2
GND
13
12
11
DRIVER
PULSE
GENERATOR
NOISE
CANCELLER
R
S
R
Q
IN
SD
DT
1
2
3
SCHMITT
TRIGGER INPUT
HS(ON/OFF)
UVLO
SHOOT THOUGH
PREVENTION
DEAD-TIME
{ DTMIN=330nsec }
LS(ON/OFF)
4
5
6
7
DRIVER
DELAY
FAN7383 Rev:01
Figure 3. Functional Block Diagram of FAN7383
© 2006 Fairchild Semiconductor Corporation
FAN7383 Rev. 1.0.3
3
www.fairchildsemi.com
FAN7383 Half-Bridge Gate-Drive IC
Pin Configuration
IN
SD
DT
V
DD
LO1
LO2
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
B
HO1
HO2
V
S
NC
NC
NC
Figure 4. Pin Configuration (Top View)
FAN7383
FAN7383 Rev:00
Pin Definitions
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Name
IN
SD
DT
V
DD
LO1
LO2
GND
N.C.
N.C.
N.C.
V
S
HO2
HO1
V
B
Logic Input for Gate Driver
Description
Logic Input for Shutdown (Active Low)
Programmable Dead-Time Control with External Resistor
Low-Side Supply Voltage
Low-Side Driver Source Output
Low-Side Driver Sink Output
Ground
Not connected
Not connected
Not connected
High-Side Floating Supply Return
High-Side Driver Sink Output
High-Side Driver Source Output
High-Side Floating Supply
© 2006 Fairchild Semiconductor Corporation
FAN7383 Rev. 1.0.3
4
www.fairchildsemi.com