D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
Data Sheet
FEATURES
High speed
850 MHz, −3 dB bandwidth (G = +1, R
L
= 1 kΩ, LFCSP)
750 MHz, −3 dB bandwidth (G = +1, R
L
= 1 kΩ, SOIC)
2800 V/µs slew rate
Low distortion: −88 dBc @ 10 MHz (G = +1, R
L
= 1 kΩ)
Low power: 5 mA/amplifier @ 10 V
Low noise: 4.4 nV/√Hz
Wide supply voltage range: 5 V to 10 V
Power-down feature
Available in 3 mm × 3 mm 8-lead LFCSP (single), 8-lead SOIC
(single), and 4 mm × 4 mm 16-lead LFCSP (dual)
Ultralow Distortion, Low Power,
Low Noise, High Speed Op Amp
ADA4857-1/ADA4857-2
CONNECTION DIAGRAMS
ADA4857-1
TOP VIEW
(Not to Scale)
PD 1
FB 2
–IN 3
+IN 4
8 +V
S
7 OUT
6 NC
5 –V
S
NC = NO CONNECT
07040-001
Figure 1. 8-Lead LFCSP (CP)
ADA4857-1
TOP VIEW
(Not to Scale)
FB
1
–IN
2
+IN
3
–V
S 4
8
7
6
5
APPLICATIONS
Instrumentation
IF and baseband amplifiers
Active filters
ADC drivers
DAC buffers
PD
+V
S
OUT
07040-002
NC
NC = NO CONNECT
Figure 2. 8-Lead SOIC (R)
ADA4857-2
TOP VIEW
(Not to Scale)
15 PD1
16 FB1
13 OUT1
14 +V
S1
–IN1 1
+IN1 2
NC 3
–V
S2
4
OUT2 5
+V
S2
6
PD2 7
FB2 8
12 –V
S1
11 NC
10 +IN2
9 –IN2
NC = NO CONNECT
Figure 3. 16-Lead LFCSP (CP)
GENERAL DESCRIPTION
The ADA4857 is a unity-gain stable, high speed, voltage feedback
amplifier with low distortion, low noise, and high slew rate. With a
spurious-free dynamic range (SFDR) of −88 dBc @ 10 MHz, the
ADA4857 is an ideal solution for a variety of applications, including
ultrasounds, ATE, active filters, and ADC drivers. The Analog
Devices, Inc., proprietary next-generation XFCB process and
innovative architecture enables such high performance amplifiers.
The ADA4857 has 850 MHz bandwidth, 2800 V/µs slew rate, and
settles to 0.1% in 15 ns. With a wide supply voltage range (5 V to
10 V), the ADA4857 is an ideal candidate for systems that require
high dynamic range, precision, and speed.
The ADA4857-1 amplifier is available in a 3 mm × 3 mm, 8-lead
LFCSP and a standard 8-lead SOIC. The ADA4857-2 is available in
a 4 mm × 4 mm, 16-lead LFCSP. The LFCSP features an exposed
paddle that provides a low thermal resistance path to the printed
circuit board (PCB). This path enables more efficient heat transfer
and increases reliability. The ADA4857 works over the extended
industrial temperature range (−40°C to +125°C).
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2008–2011 Analog Devices, Inc. All rights reserved.
07040-003
ADA4857-1/ADA4857-2
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Connection Diagrams ...................................................................... 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
±5 V Supply ................................................................................... 3
+5 V Supply ................................................................................... 4
Absolute Maximum Ratings ............................................................ 6
Thermal Resistance ...................................................................... 6
Maximum Power Dissipation ..................................................... 6
ESD Caution .................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Typical Performance Characteristics ............................................. 9
Data Sheet
Test Circuits..................................................................................... 15
Applications Information .............................................................. 16
Power-Down Operation ............................................................ 16
Capacitive Load Considerations .............................................. 16
Recommended Values for Various Gains................................ 16
Active Low-Pass Filter (LPF) .................................................... 17
Noise ............................................................................................ 18
Circuit Considerations .............................................................. 18
PCB Layout ................................................................................. 18
Power Supply Bypassing ............................................................ 18
Grounding ................................................................................... 18
Outline Dimensions ....................................................................... 19
Ordering Guide .......................................................................... 20
REVISION HISTORY
8/11—Rev. A to Rev. B
Changes to Table 1 Conditions ....................................................... 3
Changes to Table 2 Conditions ....................................................... 4
Changes to Typical Performance Characteristics Conditions .... 9
Changes to Figure 18 ...................................................................... 10
Changes to Figure 42 ...................................................................... 15
Changes to Table 9 .......................................................................... 16
Changes to Ordering Guide .......................................................... 20
11/08—Rev. 0 to Rev. A
Changes to Table 5 ............................................................................ 7
Changes to Table 7 ............................................................................ 8
Changes to Figure 32 ...................................................................... 13
Added Figure 44; Renumbered Sequentially .............................. 15
Changes to Layout .......................................................................... 15
Changes to Table 8 .......................................................................... 16
Added Active Low-Pass Filter (LFP) Section .............................. 17
Added Figure 48 and Figure 49; Renumbered Sequentially ..... 17
Changes to Grounding Section ..................................................... 18
Exposed Paddle Notation Added to Outline Dimensions ........ 19
Changes to Ordering Guide .......................................................... 20
5/08—Revision 0: Initial Version
Rev. B | Page 2 of 20
Data Sheet
SPECIFICATIONS
±5 V SUPPLY
ADA4857-1/ADA4857-2
T
A
= 25°C, G = +2, R
G
= R
F
= 499 Ω, R
S
= 100 Ω for G = +1 (SOIC), R
L
= 1 kΩ to ground, PD = no connect, unless otherwise noted.
Table 1.
Parameter
DYNAMIC PERFORMANCE
–3 dB Bandwidth (LFCSP/SOIC)
Conditions
G = +1, V
OUT
= 0.2 V p-p
G = +1, V
OUT
= 2 V p-p
G = +2, V
OUT
= 0.2 V p-p
G = +1, V
OUT
= 2 V p-p, THD < −40 dBc
G = +2, V
OUT
= 2 V p-p, R
L
= 150 Ω
G = +1, V
OUT
= 4 V step
G = +2, V
OUT
= 2 V step
f = 1 MHz, G = +1, V
OUT
= 2 V p-p (HD2)
f = 1 MHz, G = +1, V
OUT
= 2 V p-p (HD3)
f = 10 MHz, G = +1, V
OUT
= 2 V p-p (HD2)
f = 10 MHz, G = +1, V
OUT
= 2 V p-p (HD3)
f = 50 MHz, G = +1, V
OUT
= 2 V p-p (HD2)
f = 50 MHz, G = +1, V
OUT
= 2 V p-p (HD3)
f = 100 kHz
f = 100 kHz
Min
650
Typ
850/750
600/550
400/350
110
75/90
2800
15
−108
−108
−88
−93
−65
−62
4.4
1.5
±2
2.3
−2
24.5
50
57
≥(V
CC
− 2)
≤(V
CC
− 4.2)
55
33
58
80
8
4
2
±4
−86
10
±4
±3.7
50
125
10
±4.5
−3.3
Max
Unit
MHz
MHz
MHz
MHz
MHz
V/µs
ns
dBc
dBc
dBc
dBc
dBc
dBc
nV/√Hz
pA/√Hz
mV
µV/°C
µA
nA/°C
nA
dB
V
V
µs
ns
µA
µA
MΩ
MΩ
pF
V
dB
ns
V
V
mA
mA
pF
Full Power Bandwidth
Bandwidth for 0.1 dB Flatness (LFCSP/SOIC)
Slew Rate (10% to 90%)
Settling Time to 0.1%
NOISE/HARMONIC PERFORMANCE
Harmonic Distortion
Input Voltage Noise
Input Current Noise
DC PERFORMANCE
Input Offset Voltage
Input Offset Voltage Drift
Input Bias Current
Input Bias Current Drift
Input Bias Offset Current
Open-Loop Gain
PD (POWER-DOWN) PIN
PD Input Voltage
Turn-Off Time
Turn-On Time
PD Pin Leakage Current
INPUT CHARACTERISTICS
Input Resistance
Input Capacitance
Input Common-Mode Voltage Range
Common-Mode Rejection Ratio
OUTPUT CHARACTERISTICS
Output Overdrive Recovery Time
Output Voltage Swing
Output Current
Short-Circuit Current
Capacitive Load Drive
V
OUT
= −2.5 V to +2.5 V
Chip powered down
Chip enabled
50% off PD to <10% of final V
OUT
, V
IN
= 1 V, G = +2
50% off PD to <10% of final V
OUT
, V
IN
= 1 V, G = +2
Chip enabled
Chip powered down
Common mode
Differential mode
Common mode
V
CM
= ±1 V
V
IN
= ±2.5 V, G = +2
R
L
= 1 kΩ
R
L
= 100 Ω
Sinking and sourcing
30% overshoot, G = +2
−78
Rev. B | Page 3 of 20
ADA4857-1/ADA4857-2
Parameter
POWER SUPPLY
Operating Range
Quiescent Current
Quiescent Current (Power Down)
Positive Power Supply Rejection
Negative Power Supply Rejection
Conditions
Min
4.5
PD ≥ V
CC
− 2 V
+V
S
= 4.5 V to 5.5 V, −V
S
= −5 V
+V
S
= 5 V, −V
S
= −4.5 V to −5.5 V
5
350
−62
−68
Typ
Data Sheet
Max
10.5
5.5
450
Unit
V
mA
µA
dB
dB
−59
−65
+5 V SUPPLY
T
A
= 25°C, G = +2, R
F
= R
G
= 499 Ω, R
S
= 100 Ω for G = +1 (SOIC), R
L
= 1 kΩ to midsupply, PD = no connect, unless otherwise noted.
Table 2.
Parameter
DYNAMIC PERFORMANCE
–3 dB Bandwidth (LFCSP/SOIC)
Conditions
G = +1, V
OUT
= 0.2 V p-p
G = +1, V
OUT
= 2 V p-p
G = +2, V
OUT
= 0.2 V p-p
G = +1, V
OUT
= 2 V p-p, THD < −40 dBc
G = +2, V
OUT
= 2 V p-p, R
L
= 150 Ω
G = +1, V
OUT
= 2 V step
G = +2, V
OUT
= 2 V step
f = 1 MHz, G = +1, V
OUT
= 2 V p-p (HD2)
f = 1 MHz, G = +1, V
OUT
= 2 V p-p (HD3)
f = 10 MHz, G = +1, V
OUT
= 2 V p-p (HD2)
f = 10 MHz, G = +1, V
OUT
= 2 V p-p (HD3)
f = 50 MHz, G = +1, V
OUT
= 2 V p-p (HD2)
f = 50 MHz, G = +1, V
OUT
= 2 V p-p (HD3)
f = 100 kHz
f = 100 kHz
Min
595
Typ
800/750
500/400
360/300
95
50/40
1500
15
−92
−90
−81
−71
−69
−55
4.4
1.5
±1
4.6
−1.7
24.5
50
57
≥(V
CC
− 2)
≤(V
CC
− 4.2)
38
30
8
30
8
4
2
1 to 4
−84
±4.2
−3.3
Max
Unit
MHz
MHz
MHz
MHz
MHz
V/µs
ns
dBc
dBc
dBc
dBc
dBc
dBc
nV/√Hz
pA/√Hz
mV
µV/°C
µA
nA/°C
nA
dB
V
V
µs
ns
µA
µA
MΩ
MΩ
pF
V
dB
Full Power Bandwidth
Bandwidth for 0.1 dB Flatness (LFCSP/SOIC)
Slew Rate (10% to 90%)
Settling Time to 0.1%
NOISE/HARMONIC PERFORMANCE
Harmonic Distortion
Input Voltage Noise
Input Current Noise
DC PERFORMANCE
Input Offset Voltage
Input Offset Voltage Drift
Input Bias Current
Input Bias Current Drift
Input Bias Offset Current
Open-Loop Gain
PD (POWER-DOWN) PIN
PD Input Voltage
Turn-Off Time
Turn-On Time
PD Pin Leakage Current
INPUT CHARACTERISTICS
Input Resistance
Input Capacitance
Input Common-Mode Voltage Range
Common-Mode Rejection Ratio
V
OUT
= 1.25 V to 3.75 V
Chip powered down
Chip enabled
50% off PD to <10% of final V
OUT
, V
IN
= 1 V, G = +2
50% off PD to <10% of final V
OUT
, V
IN
= 1 V, G = +2
Chip enable
Chip powered down
Common mode
Differential mode
Common mode
V
CM
= 2 V to 3 V
−76
Rev. B | Page 4 of 20
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
