74VCXH16244 Low Voltage 16-Bit Buffer/Line Driver with Bushold
November 1999
Revised August 2003
74VCXH16244
Low Voltage 16-Bit Buffer/Line Driver with Bushold
General Description
The VCXH16244 contains sixteen non-inverting buffers
with 3-STATE outputs to be employed as a memory and
address driver, clock driver, or bus oriented transmitter/
receiver. The device is nibble (4-bit) controlled. Each nibble
has separate 3-STATE control inputs which can be shorted
together for full 16-bit operation.
The VCXH16244 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The 74VCXH16244 is designed for low voltage (1.2V to
3.6V) V
CC
applications with output capability up to 3.6V.
The 74VCXH16244 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s
1.2V to 3.6V V
CC
supply operation
s
3.6V tolerant control inputs and outputs
s
Bushold on data inputs eliminating the need for external
pull-up/pull-down resistors
s
t
PD
2.5 ns max for 3.0V to 3.6V V
CC
s
Static Drive (I
OH
/I
OL
)
±
24 mA @ 3.0V V
CC
s
Uses patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 300 mA
s
ESD performance:
Human body model
>
2000V
Machine model
>
200V
s
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA) (Preliminary)
Ordering Code:
Order Number
74VCXH16244G
(Note 1)(Note 2)
74VCXH16244MTD
(Note 2)
Package Number
BGA54A
(Preliminary)
MTD48
Package Description
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1:
Ordering Code “G” indicates Tray.
Note 2:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
© 2003 Fairchild Semiconductor Corporation
DS500230
www.fairchildsemi.com
74VCXH16244
Connection Diagrams
Pin Assignment for TSSOP
Pin Descriptions
Pin Names
OE
n
I
0
–I
15
O
0
–O
15
NC
Description
Output Enable Input (Active LOW)
Bushold Inputs
Outputs
No Connect
FBGA Pin Assignments
1
A
B
C
D
E
F
G
H
J
O
0
O
2
O
4
O
6
O
8
O
10
O
12
O
14
O
15
2
NC
O
1
O
3
O
5
O
7
O
9
O
11
O
13
NC
3
OE
1
NC
V
CC
GND
GND
GND
V
CC
NC
OE
4
4
OE
2
NC
V
CC
GND
GND
GND
V
CC
NC
OE
3
5
NC
I
1
I
3
I
5
I
7
I
9
I
11
I
13
NC
6
I
0
I
2
I
4
I
6
I
8
I
10
I
12
I
14
I
15
Truth Tables
Inputs
OE
1
Pin Assignment for FBGA
L
L
H
Inputs
OE
2
L
L
H
Inputs
(Top Thru View)
OE
3
L
L
H
Inputs
OE
4
L
L
H
I
12
-I
15
L
H
X
I
8
-I
11
L
H
X
I
4
-I
7
L
H
X
I
0
–I
3
L
H
X
Outputs
O
0
–O
3
L
H
Z
Outputs
O
4
-O
7
L
H
Z
Outputs
O
8
–O
11
L
H
Z
Outputs
O
12
-O
15
L
H
Z
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial (HIGH or LOW, inputs may not float)
Z
=
High Impedance
www.fairchildsemi.com
2
74VCXH16244
Functional Description
The 74VCXH16244 contains sixteen non-inverting buffers
with 3-STATE outputs. The device is nibble (4 bits) con-
trolled with each nibble functioning identically, but indepen-
dent of each other. The control pins may be shorted
together to obtain full 16-bit operation.The 3-STATE out-
puts are controlled by an Output Enable (OE
n
) input. When
OE
n
is LOW, the outputs are in the 2-state mode. When
OE
n
is HIGH, the standard outputs are in the high imped-
ance mode but this does not interfere with entering new
data into the inputs.
Logic Diagram
3
www.fairchildsemi.com
74VCXH16244
Absolute Maximum Ratings
(Note 3)
Supply Voltage (V
CC
)
DC Input Voltage (V
I
)
Output Voltage (V
O
)
Outputs 3-STATED
Outputs Active (Note 4)
DC Input Diode Current (I
IK
) V
I
<
0V
DC Output Diode Current (I
OK
)
V
O
<
0V
V
O
>
V
CC
DC Output Source/Sink Current
(I
OH
/I
OL
)
DC V
CC
or GND Current per
Supply Pin (I
CC
or GND)
Storage Temperature Range (T
STG
)
−
0.5V to
+
4.6V
−
0.5V to
+
4.6V
−
0.5V to
+
4.6V
−
0.5V to V
CC
+
0.5V
−
50 mA
−
50 mA
+
50 mA
±
50 mA
±
100 mA
−
65
°
C to
+
150
°
C
Recommended Operating
Conditions
(Note 5)
Power Supply
Operating
Input Voltage
Output Voltage (V
O
)
Output in Active States
Output in 3-STATE
Output Current in I
OH
/I
OL
V
CC
=
3.0V to 3.6V
V
CC
=
2.3V to 2.7V
V
CC
=
1.65V to 2.3V
V
CC
=
1.4V to 1.6V
V
CC
=
1.2V
Free Air Operating Temperature (T
A
)
Minimum Input Edge Rate (
∆
t/
∆
V)
V
IN
=
0.8V to 2.0V, V
CC
=
3.0V
10 ns/V
Note 3:
The Absolute Maximum Ratings are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the Absolute Maximum Rat-
ings. The “Recommended Operating Conditions” table will define the condi-
tions for actual device operation.
Note 4:
I
O
Absolute Maximum Rating must be observed.
Note 5:
Floating or unused control inputs must be held HIGH or LOW.
1.2V to 3.6V
−
0.3V to
+
3.6V
0.0V to V
CC
0.0V to 3.6V
±
24 mA
±
18 mA
±
6 mA
±
2 mA
±
100
µ
A
−
40
°
C to
+
85
°
C
DC Electrical Characteristics
Symbol
V
IH
Parameter
HIGH Level Input Voltage
Conditions
V
CC
(V)
2.7 - 3.6
2.3 - 2.7
1.65 - 2.3
1.4 - 1.6
1.2
V
IL
LOW Level Input Voltage
2.7 - 3.6
2.3 - 2.7
1.65 - 2.3
1.4 - 1.6
1.2
V
OH
HIGH Level Output Voltage
I
OH
= −100 µA
I
OH
= −12
mA
I
OH
= −18
mA
I
OH
= −24
mA
I
OH
= −100 µA
I
OH
= −6
mA
I
OH
= −12
mA
I
OH
= −18
mA
I
OH
= −100 µA
I
OH
= −6
mA
I
OH
= −100 µA
I
OH
= −2
mA
I
OH
= −100 µA
2.7 - 3.6
2.7
3.0
3.0
2.3 - 2.7
2.3
2.3
2.3
1.65 - 2.3
1.65
1.4 - 1.6
1.4
1.2
V
CC
- 0.2
2.2
2.4
2.2
V
CC
- 0.2
2.0
1.8
1.7
V
CC
- 0.2
1.25
V
CC
- 0.2
1.05
V
CC
- 0.2
V
2.0
1.6
0.65 x V
CC
0.65 x V
CC
0.65 x V
CC
0.8
0.7
0.35 x V
CC
0.35 x V
CC
0.05 x V
CC
V
V
Min
Max
Units
www.fairchildsemi.com
4
74VCXH16244
DC Electrical Characteristics
Symbol
V
OL
Parameter
LOW Level Output Voltage
(Continued)
V
CC
(V)
I
OL
=
100
µA
I
OL
=
12 mA
I
OL
=
18 mA
I
OL
=
24 mA
I
OL
=
100
µA
I
OL
=
12 mA
I
OL
=
18 mA
I
OL
=
100
µA
I
OL
=
6 mA
I
OL
=
100
µA
I
OL
=
2 mA
I
OL
=
100
µA
2.7 - 3.6
2.7
3.0
3.0
2.3 - 2.7
2.3
2.3
1.65 - 2.3
1.65
1.4 - 1.6
1.4
1.2
1.2 - 3.6
1.2 - 3.6
3.0
3.0
2.3
2.3
1.65
1.65
3.6
3.6
2.7
2.7
1.95
1.95
2.7 - 3.6
0
1.2 - 3.6
1.2 - 3.6
2.7 - 3.6
75.0
−75.0
45.0
−45.0
25.0
−25.0
450
−450
300
−300
200
−200
±10.0
10.0
20.0
±20.0
750
µA
µA
µA
µA
µA
µA
µA
0.2
0.4
0.4
0.55
0.2
0.4
0.6
0.2
0.3
0.2
0.35
0.05
±5.0
±5.0
µA
µA
V
Conditions
Min
Max
Units
I
I
I
I(HOLD)
Input Leakage Current
Bushold Input Minimum
Drive Hold Current
Control Pins
Data Pins
0
≤
V
I
≤
3.6V
V
I
=
V
CC
or GND
V
IN
=
0.8V
V
IN
=
2.0V
V
IN
=
0.7V
V
IN
=
1.6V
V
IN
=
0.57V
V
IN
=
1.07V
I
I(OD)
Bushold Input Over-Drive
Current to Change State
(Note 6)
(Note 7)
(Note 6)
(Note 7)
(Note 6)
(Note 7)
I
OZ
I
OFF
I
CC
∆I
CC
3-STATE Output Leakage
Power-OFF Leakage Current
Quiescent Supply Current
Increase in I
CC
per Input
0
≤
V
O
≤
3.6V
V
I
=
V
IH
or V
IL
0
≤
(V
O
)
≤
3.6V
V
I
=
V
CC
or GND
V
CC
≤
(V
O
)
≤
3.6V (Note 8)
V
IH
=
V
CC
−
0.6V
Note 6:
An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 7:
An external driver must sink at least the specified current to switch from HIGH-to-LOW.
Note 8:
Outputs disabled or 3-STATE only.
5
www.fairchildsemi.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
