电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCTS21DMSR

产品描述HCT SERIES, DUAL 4-INPUT AND GATE, CDIP14
产品类别逻辑    逻辑   
文件大小148KB,共9页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

HCTS21DMSR概述

HCT SERIES, DUAL 4-INPUT AND GATE, CDIP14

HCTS21DMSR规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Renesas(瑞萨电子)
零件包装代码DIP
包装说明SIDE BRAZED, CERAMIC, DIP-14
针数14
Reach Compliance Codenot_compliant
系列HCT
JESD-30 代码R-CDIP-T14
JESD-609代码e0
长度19.43 mm
负载电容(CL)50 pF
逻辑集成电路类型AND GATE
最大I(ol)0.00005 A
功能数量2
输入次数4
端子数量14
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DIP
封装等效代码DIP14,.3
封装形状RECTANGULAR
封装形式IN-LINE
电源5 V
Prop。Delay @ Nom-Sup22 ns
传播延迟(tpd)22 ns
认证状态Not Qualified
施密特触发器NO
筛选级别MIL-PRF-38535 Class V
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb)
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
总剂量200k Rad(Si) V
宽度2 mm
Base Number Matches1

文档预览

下载PDF文档
HCTS21MS
October 1995
Radiation Hardened
Dual 4-Input AND Gate
Pinouts
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-183S CDIP2-T14, LEAD FINISH C
TOP VIEW
A1 1
B1 2
NC 3
C1 4
D1 5
Y1 6
GND 7
14 VCC
13 D2
12 C2
11 NC
10 B2
9 A2
8 Y2
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
• Dose Rate Upset >10
10
RAD(Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
o
C to +125
o
C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii
5µA at VOL, VOH
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-183S CDFP3-F14, LEAD FINISH C
TOP VIEW
A1
B1
NC
C1
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
D2
C2
NC
B2
A2
Y2
Description
The Intersil HCTS21MS is a Radiation Hardened Dual Input AND
Gate. A high on all inputs forces the output to a High state.
The HCTS21MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of radia-
tion hardened, high-speed, CMOS/SOS Logic Family.
The HCTS21MS is supplied in a 14 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
D1
Y1
GND
Functional Diagram
An
Bn
Yn
Ordering Information
PART
NUMBER
HCTS21DMSR
TEMPERATURE
RANGE
-55
o
C to +125
o
C
SCREENING
LEVEL
Intersil Class
S Equivalent
Intersil Class
S Equivalent
Sample
PACKAGE
14 Lead SBDIP
Cn
Dn
TRUTH TABLE
14 Lead Ceramic
Flatpack
14 Lead SBDIP
INPUTS
An
L
X
Bn
X
L
X
X
H
Cn
X
X
L
X
H
Dn
X
X
X
L
H
OUTPUTS
Yn
L
L
L
L
H
HCTS21KMSR
-55
o
C to +125
o
C
HCTS21D/
Sample
HCTS21K/
Sample
HCTS21HMSR
+25
o
C
+25
o
C
Sample
14 Lead Ceramic
Flatpack
Die
X
X
H
+25
o
C
Die
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t Care
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518618
3053.1

HCTS21DMSR相似产品对比

HCTS21DMSR HCTS21KMSR HCTS21HMSR
描述 HCT SERIES, DUAL 4-INPUT AND GATE, CDIP14 HCT SERIES, DUAL 4-INPUT AND GATE, CDFP14 HCT SERIES, DUAL 4-INPUT AND GATE, UUC12
厂商名称 Renesas(瑞萨电子) Renesas(瑞萨电子) Renesas(瑞萨电子)
零件包装代码 DIP DFP DIE
包装说明 SIDE BRAZED, CERAMIC, DIP-14 DFP, FL14,.3 DIE,
针数 14 14 14
Reach Compliance Code not_compliant not_compliant unknown
系列 HCT HCT HCT
JESD-30 代码 R-CDIP-T14 R-CDFP-F14 R-XUUC-N14
逻辑集成电路类型 AND GATE AND GATE AND GATE
功能数量 2 2 2
输入次数 4 4 4
端子数量 14 14 14
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED
封装代码 DIP DFP DIE
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 IN-LINE FLATPACK UNCASED CHIP
传播延迟(tpd) 22 ns 22 ns 20 ns
认证状态 Not Qualified Not Qualified Not Qualified
筛选级别 MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V
表面贴装 NO YES YES
技术 CMOS CMOS CMOS
端子形式 THROUGH-HOLE FLAT NO LEAD
端子位置 DUAL DUAL UPPER
总剂量 200k Rad(Si) V 200k Rad(Si) V 200k Rad(Si) V
是否Rohs认证 不符合 不符合 -
JESD-609代码 e0 e0 -
长度 19.43 mm 9.525 mm -
负载电容(CL) 50 pF 50 pF -
最大I(ol) 0.00005 A 0.00005 A -
最高工作温度 125 °C 125 °C -
最低工作温度 -55 °C -55 °C -
封装等效代码 DIP14,.3 FL14,.3 -
电源 5 V 5 V -
Prop。Delay @ Nom-Sup 22 ns 22 ns -
施密特触发器 NO NO -
温度等级 MILITARY MILITARY -
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
端子节距 2.54 mm 1.27 mm -
宽度 2 mm 2 mm -
Base Number Matches 1 1 -

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1006  191  1802  2574  2186  54  42  4  46  53 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved