电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT1534AI-J4-D74-00.128E

产品描述CRYSTAL OSCILLATOR, CLOCK, LVCMOS OUTPUT,
产品类别无源元件    振荡器   
文件大小588KB,共12页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT1534AI-J4-D74-00.128E概述

CRYSTAL OSCILLATOR, CLOCK, LVCMOS OUTPUT,

SIT1534AI-J4-D74-00.128E规格参数

参数名称属性值
是否Rohs认证符合
厂商名称SiTime
包装说明CSP, 4 PIN
Reach Compliance Codecompliant
其他特性TR
最长下降时间200 ns
频率调整-机械NO
频率稳定性100%
安装特点SURFACE MOUNT
标称工作频率0.000128 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型LVCMOS
输出负载10 pF
物理尺寸1.54mm x 0.84mm x 0.6mm
最长上升时间200 ns
最大供电电压3.63 V
最小供电电压1.5 V
表面贴装YES
最大对称度52/48 %
Base Number Matches1

文档预览

下载PDF文档
SiT1534
Ultra-Small, Ultra-Low Power 1 Hz - 32.768 kHz Programmable Oscillator
The Smart Timing Choice
Features
Applications
Factory programmable from 32.768 kHz down to 1 Hz
<20 ppm frequency tolerance
Smallest footprint in chip-scale (CSP): 1.5 x 0.8 mm
Pin-compatible to 2.0 x 1.2 mm XTAL SMD package
Ultra-low power: <1µA
Vdd supply range: 1.5V to 3.63V over -40°C to +85°C
Supports low-voltage battery backup from a coin cell or supercap
Oscillator output eliminates external load caps
Internal filtering eliminates external Vdd bypass cap
NanoDrive™ programmable output swing for lowest power
Pb-free, RoHS and REACH compliant
Mobile Phones
Tablets
Health and Wellness Monitors
Fitness Watches
Sport Video Cams
Wireless Keypads
Ultra-Small Notebook PC
Pulse-per-Second (pps) Timekeeping
RTC Reference Clock
Battery Management Timekeeping
Electrical Characteristics
Parameter
Programmable Output Frequency
Frequency Tolerance
[1]
Symbol
Min.
1.00
Typ.
Max.
Unit
Condition
Factory programmed between 1 and 32.768 kHz in powers of 2
T
A
= 25°C, post reflow, includes underfill, Vdd: 1.5V – 3.63V
T
A
= -10°C to +70°C, Vdd: 1.5V – 3.63V.
T
A
= -40°C to +85°C, Vdd: 1.5V – 3.63V.
T
A
= -10°C to +70°C, Vdd: 1.2V – 1.5V.
Frequency and Stability
32768.0
Hz
Frequency Stability
20
75
100
ppm
ppm
F_tol
F_stab
-1
1.2
1.5
Idd
[3]
Frequency Stability
[2]
25°C Aging
Operating Supply Voltage
Vdd
ppm
1st Year
Supply Voltage and Current Consumption
V
T
A
= -10°C to +70°C
3.63
V
3.63
T
A
= -40°C to +85°C
0.9
1.3
1.4
0.065
0.125
100
300 + 1
period
500 + 1
period
μA
μA/Vpp
ms
T
A
= 25°C, Vdd: 1.8V. No load
T
A
= -10°C to +70°C, Vdd max: 3.63V. No load
T
A
= -40°C to +85°C, Vdd max: 3.63V. No load
T
A
= -40°C to +85°C, Vdd: 1.5V – 3.63V. No load
T
A
= -40°C to +85°C, 0 to 100% Vdd
T
A
= 25°C ±10°C, valid output
ms
T
A
= -40°C to +85°C, valid output
250
1
Core Operating Current
[3]
Output Stage Operating Current
Power-Supply Ramp
Idd_out
t_Vdd_
Ramp
t_start
Start-up Time
[4]
Commercial Temperature
Industrial Temperature
Output Rise/Fall Time
Output Clock Duty Cycle
Output Voltage High
Output Voltage Low
T_use
-10
-40
Operating Temperature Range
70
°C
85
°C
LVCMOS Output Option, T
A
= -40°C to +85°C, typical value is T
A
= 25°C
tr, tf
100
200
ns
10-90% (Vdd), 15 pF load, Vdd = 1.5V to 3.63V
DC
VOH
VOL
48
90%
10%
52
%
V
V
Vdd: 1.5V – 3.63V. I
OH
= -10μA,
15
pF
Vdd: 1.5V – 3.63V. I
OL
= 10μA, 15
pF
Notes:
1. Measured peak-to-peak. Tested with Agilent 53132A frequency counter. Due to the low operating frequency, the gate time must be
≥100
ms to ensure an accurate
frequency measurement.
2. Measured peak-to-peak. Inclusive of Initial Tolerance at 25°C, and variations over operating temperature, rated power supply voltage and load. Stability is
specified for two operating voltage ranges. Stability progressively degrades with supply voltage below 1.5V.
3. Core operating current does not include output driver operating current or load current. To derive total operating current (no load), add core operating current +
(0.065 µA/V) * (output voltage swing).
4. Measured from the time Vdd reaches 1.5V.
SiTime Corporation
Rev 1.25
990 Almanor Avenue, Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised April 3, 2016
STM32F103VBH6示例程序
哪位大侠可以给一个STM32F103VBH6的示例程序。网上下了几个,程序直接编译没问题,选32F103VB的芯片型号后就有问题了。 提示: cannot open source input file "sys.h": No such file or direc ......
fuckee stm32/stm8
【FPGA(cyclone4)第二期 】 时序与仿真学习2-优化乘法器
Verilog HDL语言所描述的乘法器是以消耗时钟作为时间单位,反之组合逻辑所建立的乘法器是以广播时间作为事件单位,说简单点是,Verilog HDL语言所描述的乘法器快不快是根据时钟消耗作为评估。 ......
wsdymg FPGA/CPLD
430g2553测频率和幅度
运用了定时器中断测一方波频率,ad10中断测一直流信号的幅度,并在12864上显示 可以得到较准的结果,但是频率/幅度改变时在12864上不能实时改变显示,必须reset之后才能 频率和幅度分别一个程 ......
wdmzjxy 微控制器 MCU
单片机的C语言
新手,用C写简单的单片机程序。感觉没用到比较难的C,比如指针,数组,共用体,等那些内容。难道单片机对C要求不高吗??高的还真没接触到啊 那我还有没有必要看以下这么牛逼的书。毕竟我以后 ......
ardylee 编程基础
stm32汇编
在keil4 中怎样写一段汇编代码 找了几个语法都不正确 在keil4 中嵌入汇编如下 #pragma thumb __asm void assembly(void) { MOV R2,#0x09 } main() { assembly ......
duzhiming stm32/stm8
很详细的chipscope中文讲解资料
好东西,一定要分享……...
jyl FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2917  145  141  255  2167  7  31  18  35  21 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved