D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
ISL83483, ISL83485, ISL83488,
ISL83490, ISL83491
Data Sheet
August 2004
FN6052.3
3.3V, Low Power, High Speed or Slew Rate
Limited, RS-485/RS-422 Transceivers
These Intersil RS-485/RS-422 devices are BiCMOS 3.3V
powered, single transceivers that meet both the RS-485 and
RS-422 standards for balanced communication. Unlike
competitive devices, this Intersil family is specified for 10%
tolerance supplies (3V to 3.6V).
The ISL83483 and ISL83488 utilize slew rate limited drivers
which reduce EMI, and minimize reflections from improperly
terminated transmission lines, or unterminated stubs in
multidrop and multipoint applications.
Data rates up to 10Mbps are achievable by using the
ISL83485, ISL83490, or ISL83491, which feature higher
slew rates.
Logic inputs (e.g., DI and DE) accept signals in excess of
5.5V, making them compatible with 5V logic families.
Receiver (Rx) inputs feature a “fail-safe if open” design,
which ensures a logic high output if Rx inputs are floating. All
devices present a “single unit load” to the RS-485 bus, which
allows up to 32 transceivers on the network.
Driver (Tx) outputs are short circuit protected, even for
voltages exceeding the power supply voltage. Additionally,
on-chip thermal shutdown circuitry disables the Tx outputs to
prevent damage if power dissipation becomes excessive.
The ISL83488, ISL83490, ISL83491 are configured for full
duplex (separate Rx input and Tx output pins) applications.
The ISL83488 and ISL83490 are offered in space saving 8
lead packages for applications not requiring Rx and Tx
output disable functions (e.g., point-to-point and RS-422).
Half duplex configurations (ISL83483, ISL83485) multiplex
the Rx inputs and Tx outputs to provide transceivers with Rx
and Tx disable functions in 8 lead packages.
Features
• Operate from a Single +3.3V Supply (10% Tolerance)
• Interoperable with 5V Logic
• High Data Rates. . . . . . . . . . . . . . . . . . . . . up to 10Mbps
• Single Unit Load Allows up to 32 Devices on the Bus
• Slew Rate Limited Versions for Error Free Data
Transmission (ISL83483, ISL83488) . . . . . .up to 250kbps
• Low Current Shutdown Mode (ISL83483, ISL83485,
ISL83491). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15nA
• -7V to +12V Common Mode Input Voltage Range
• Three State Rx and Tx Outputs (Except ISL83488,
ISL83490)
• 10ns Propagation Delay, 1ns Skew (ISL83485, ISL83490,
ISL83491)
• Full Duplex and Half Duplex Pinouts
• Current Limiting and Thermal Shutdown for driver
Overload Protection
•
Pb-free available
Applications
• Factory Automation
• Security Networks
• Building Environmental Control Systems
• Industrial/Process Control Networks
• Level Translators (e.g., RS-232 to RS-422)
• RS-232 “Extension Cords”
TABLE 1. SUMMARY OF FEATURES
PART
NUMBER
ISL83483
ISL83485
ISL83488
ISL83490
ISL83491
HALF/FULL
DUPLEX
Half
Half
Full
Full
Full
DATA RATE
(Mbps)
0.25
10
0.25
10
10
SLEW-RATE
LIMITED?
Yes
No
Yes
No
No
RECEIVER/DRIVER
ENABLE?
Yes
Yes
No
No
Yes
QUIESCENT I
CC
(mA)
0.65
0.65
0.65
0.65
0.65
LOW POWER
SHUTDOWN?
Yes
Yes
No
No
Yes
PIN COUNT
8
8
8
8
14
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2003, 2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL83483, ISL83485, ISL83488, ISL83490, ISL83491
Pinouts
ISL83483, ISL83485 (PDIP, SOIC)
TOP VIEW
RO 1
RE 2
DE 3
DI 4
D
8
7
6
5
V
CC
B/Z
A/Y
GND
ISL83488, ISL83490 (PDIP, SOIC)
TOP VIEW
V
CC
1
RO 2
DI 3
GND 4
D
8
7
6
5
A
B
Z
Y
ISL83491 (PDIP, SOIC)
TOP VIEW
NC 1
RO 2
RE 3
DE 4
DI 5
GND 6
GND 7
D
R
14 V
CC
13 V
CC
12 A
11 B
10 Z
9 Y
8 NC
R
R
Ordering Information
PART NO.
(BRAND)
ISL83483IB*
(83483IB)
ISL83483IBZ*
(83483IB) (Note)
ISL83483IP
ISL83485IB*
(83485IB)
ISL83485IBZ*
(83485IB) (Note)
ISL83485IP
ISL83488IB*
(83488IB)
ISL83488IBZ*
(83488IB) (Note)
ISL83488IP
ISL83490IB*
(83490IB)
ISL83490IBZ*
(83490IB) (Note)
ISL83490IP
ISL83491IB*
ISL83491IBZ*
(Note)
ISL83491IP
TEMP.
RANGE (
o
C)
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
PACKAGE
8 Ld SOIC
8 Ld SOIC
(Pb-free)
8 Ld PDIP
8 Ld SOIC
8 Ld SOIC
(Pb-free)
8 Ld PDIP
8 Ld SOIC
8 Ld SOIC
(Pb-free)
8 Ld PDIP
8 Ld SOIC
8 Ld SOIC
(Pb-free)
8 Ld PDIP
14 Ld SOIC
14 Ld SOIC
(Pb-free)
14 Ld PDIP
PKG. DWG. #
M8.15
Truth Tables
TRANSMITTING
INPUTS
RE
M8.15
E8.3
M8.15
M8.15
E8.3
M8.15
M8.15
RE
E8.3
M8.15
M8.15
E8.3
M14.15
M14.15
E14.3
0
0
0
1
1
RECEIVING
INPUTS
DE
DE
Half Duplex Full Duplex
0
0
0
0
1
X
X
X
0
1
A-B
≥
+0.2V
≤
-0.2V
Inputs Open
X
X
OUTPUT
RO
1
0
1
High-Z *
High-Z
X
X
0
1
DE
1
1
0
0
DI
1
0
X
X
Z
0
1
High-Z
High-Z *
OUTPUTS
Y
1
0
High-Z
High-Z *
NOTE: *Shutdown Mode for ISL83483, ISL83485, ISL83491
NOTE: *Shutdown Mode for ISL83483, ISL83485, ISL83491
*Add “-T” suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which is compatible with both SnPb and
Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J Std-020B.
2
ISL83483, ISL83485, ISL83488, ISL83490, ISL83491
Pin Descriptions
PIN
RO
RE
DE
DI
GND
A/Y
B/Z
A
B
Y
Z
V
CC
NC
FUNCTION
Receiver output: If A > B by at least 0.2V, RO is high; If A < B by 0.2V or more, RO is low; RO = High if A and B are unconnected (floating).
Receiver output enable. RO is enabled when RE is low; RO is high impedance when RE is high.
Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low.
Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
Ground connection.
Noninverting receiver input and noninverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
Inverting receiver input and inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
Noninverting receiver input.
Inverting receiver input.
Noninverting driver output.
Inverting driver output.
System power supply input (3V to 3.6V).
No Connection.
3
ISL83483, ISL83485, ISL83488, ISL83490, ISL83491
Typical Operating Circuits
ISL83483, ISL83485
+3.3V
+
8
V
CC
1 RO
2 RE
3 DE
4 DI
R
B/Z
A/Y
7
6
R
T
R
T
7
6
B/Z
A/Y
0.1µF
0.1µF
+
8
V
CC
D
DI 4
DE 3
RE 2
R
GND
5
GND
5
RO 1
+3.3V
D
ISL83488, ISL83490
+3.3V
+
1
V
CC
A 8
2 RO
R
B 7
R
T
5
6
Y
Z
D
DI 3
0.1µF
0.1µF
+
1
V
CC
+3.3V
Z 6
3 DI
D
GND
4
Y 5
R
T
7 B
8 A
GND
4
R
RO 2
ISL83491
+3.3V
+
13, 14
V
CC
2 RO
3 RE
4 DE
Z 10
5 DI
D
GND
6, 7
Y 9
R
T
11 B
12 A
GND
6, 7
R
R
A 12
B 11
0.1µF
R
T
0.1µF
+
13,14
9 Y
10 Z
V
CC
D
DI 5
DE 4
RE 3
RO 2
+3.3V
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
