CAT24WC03/05
2K/4K-Bit Serial EEPROM with Partial Array Write Protection
FEATURES
s
400 kHz I
2
C bus compatible*
s
1.8 to 5.5 volt operation
s
Low power CMOS technology
s
Write protect feature
s
Self-timed write cycle with auto-clear
s
1,000,000 Program/Erase cycles
s
100 Year data retention
s
8-pin DIP, 8-pin SOIC, 8-lead MSOP and 8-pin
TSSOP Package
temperature ranges
–Top 1/2 array protected when WP at V
IH
s
16-Byte page write buffer
s
Commercial, industrial and automotive
s
"Green" package options available
DESCRIPTION
The CAT24WC03/05 is a 2K/4K-bit Serial CMOS
EEPROM internally organized as 256/512 words of 8
bits each. Catalyst’s advanced CMOS technology sub-
stantially reduces device power requirements. The
PIN CONFIGURATION
DIP Package (P, L, GL)
A0
A1
A2
VSS
1
2
3
4
8
7
6
5
MSOP Package (R, Z, GZ)
A0
A1
A2
VSS
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
i
D
Pin Name
SDA
SCL
WP
V
CC
V
SS
PIN FUNCTIONS
A0, A1, A2
i
t
n
o
c
s
VCC
WP
SCL
SDA
A0
A1
A2
1
2
3
4
8
7
6
5
VSS
SOIC Package (J, W, GW)
VCC
WP
SCL
SDA
d
e
u
n
EXTERNAL LOAD
VCC
VSS
VCC
WP
SCL
SDA
WP
SDA
CAT24WC03/05 features a 16-byte page write buffer.
The device operates via the I
2
C bus serial interface, has
a special write protection feature, and is available in 8-
pin DIP or 8-pin SOIC packages.
a
P
XDEC
s
t
r
BLOCK DIAGRAM
DOUT
ACK
SENSE AMPS
SHIFT REGISTERS
WORD ADDRESS
BUFFERS
COLUMN
DECODERS
TSSOP Package (U, Y, GY)
1
2
3
4
8
7
6
5
START/STOP
LOGIC
A0
A1
A2
VSS
E
2
PROM
CONTROL
LOGIC
Function
DATA IN STORAGE
Device Address Inputs
Serial Data/Address
Serial Clock
Write Protect
+1.8V to +5.5V Power Supply
Ground
SCL
A0
A1
A2
STATE COUNTERS
SLAVE
ADDRESS
COMPARATORS
HIGH VOLTAGE/
TIMING CONTROL
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I
2
C Bus Protocol.
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 1005, Rev. H
CAT24WC03/05
ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias ................. –55°C to +125°C
Storage Temperature ....................... –65°C to +150°C
Voltage on Any Pin with
Respect to Ground
(1)
........... –2.0V to +V
CC
+ 2.0V
V
CC
with Respect to Ground ............... –2.0V to +7.0V
Package Power Dissipation
Capability (Ta = 25°C) .................................. 1.0W
Lead Soldering Temperature (10 secs) ............ 300°C
Output Short Circuit Current
(2)
........................ 100mA
RELIABILITY CHARACTERISTICS
Symbol
N
END(3)
T
DR(3)
V
ZAP(3)
I
LTH(3)(4)
Parameter
Endurance
Data Retention
ESD Susceptibility
Latch-up
Min.
*COMMENT
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
These are stress ratings only, and functional operation of
the device at these or any other conditions outside of those
listed in the operational sections of this specification is not
implied. Exposure to any absolute maximum rating for
extended periods may affect device performance and
reliability.
Max.
1,000,000
100
D.C. OPERATING CHARACTERISTICS
V
CC
= +1.8V to +5.5V, unless otherwise specified.
Symbol
I
CC
I
S(5)
I
LI
I
LO
V
IL
V
IH
V
OL1
V
OL2
Power Supply Current
Standby Current (V
CC
= 5.0V)
Input Leakage Current
Output Leakage Current
Input Low Voltage
CAPACITANCE
T
A
= 25°C, f = 1.0 MHz, V
CC
= 5V
Symbol
C
I/O(3)
C
IN(3)
Test
Input/Output Capacitance (SDA)
Note:
(1) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC
voltage on output pins is V
CC
+0.5V, which may overshoot to V
CC
+ 2.0V for periods of less than 20ns.
(2) Output shorted for no more than one second. No more than one output shorted at a time.
(3) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100
and JEDEC test methods.
(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to V
CC
+1V.
(5) Standby Current (I
SB
) = 0µA (<900nA).
i
D
Input High Voltage
Output Low Voltage (V
CC
= 3.0V)
Output Low Voltage (V
CC
= 1.8V)
i
t
n
o
c
s
Parameter
Min
d
e
u
n
2000
100
Limits
Typ
Max
3
0
10
10
V
CC
x 0.3
V
CC
+ 0.5
0.4
0.5
Max
8
6
Units
pF
pF
a
P
Units
Years
Volts
mA
Units
mA
µA
µA
µA
V
V
V
V
Cycles/Byte
s
t
r
Test Conditions
f
SCL
= 100 kHz
V
IN
= GND or V
CC
V
IN
= GND to V
CC
V
OUT
= GND to V
CC
–1
V
CC
x 0.7
I
OL
= 3 mA
I
OL
= 1.5 mA
Conditions
V
I/O
= 0V
V
IN
= 0V
Input Capacitance (A0, A1, A2, SCL, WP)
Doc. No. 1005, Rev. H
2
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
CAT24WC03/05
A.C. CHARACTERISTICS
V
CC
= +1.8V to +5.5V, unless otherwise specified.
Read & Write Cycle Limits
CAT24WCXX-1.8
1.8V-5.5V
Symbol
F
SCL
T
I
(1)
CAT24WCXX
2.5V-5.5V
Min.
Max.
100
200
3.5
4.7
4
4.7
4
4.5V-5.5V
Min.
Max.
400
Units
kHz
ns
Parameter
Clock Frequency
Noise Suppression Time Constant at
SCL, SDA Inputs
SCL Low to SDA Data Out and ACK
Out
Time the Bus Must be Free Before
a New Transmission Can Start
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition Setup Time
(for a Repeated Start Condition)
Data In Hold Time
Data In Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Data Out Hold Time
Stop Condition Setup Time
Min.
Max.
10 0
200
3.5
200
1
t
AA
t
BUF
(1)
4.7
4
4.7
4
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R(1)
t
F(1)
t
SU:STO
t
DH
Power-Up Timing
(1)(2)
Symbol
t
PUR
i
D
Symbol
t
WR
t
PUW
Write Cycle Limits
i
t
n
o
c
s
Parameter
Parameter
Write Cycle Time
d
e
u
n
4.7
0
4.7
0
50
50
1
30 0
4
4
100
100
Max
1
1
Min
Typ
a
P
1.2
0.6
1.2
0.6
0.6
0
50
1
0.6
100
s
t
r
µs
µs
µs
µs
µs
µs
ns
ns
µs
ns
µs
ns
0.3
300
300
Units
ms
ms
Power-up to Read Operation
Power-up to Write Operation
Max
10
Units
ms
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
program/erase cycle. During the write cycle, the bus
interface circuits are disabled, SDA is allowed to remain
high, and the device does not respond to its slave
address.
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) t
PUR
and t
PUW
are the delays required from the time V
CC
is stable until the specified operation can be initiated.
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
3
Doc. No. 1005, Rev. H
CAT24WC03/05
FUNCTIONAL DESCRIPTION
The CAT24WC03/05 supports the I
2
C Bus data trans-
mission protocol. This Inter-Integrated Circuit Bus proto-
col defines any device that sends data to the bus to be
a transmitter and any device receiving data to be a
receiver. Data transfer is controlled by the Master device
which generates the serial clock and all START and
STOP conditions for bus access. The CAT24WC03/05
operates as a Slave device. Both the Master and Slave
devices can operate as either transmitter or receiver, but
the Master device controls which mode is activated. A
maximum of 8 devices (24WC03) and 4 devices
(24WC05) may be connected to the bus as determined
by the device address inputs A0, A1, and A2.
clock all data transfers into or out of the device. This is
an input pin.
SDA:
Serial Data/Address
The CAT24WC03/05 bidirectional serial data/address
pin is used to transfer data into and out of the device. The
SDA pin is an open drain output and can be wire-ORed
with other open drain or open collector outputs.
A0, A1, A2:
Device Address Inputs
These inputs set device address when cascading mul-
tiple devices. When these pins are left floating the
default values are zeros.
PIN DESCRIPTIONS
SCL:
Serial Clock
The CAT24WC03/05 serial clock input pin is used to
Figure 1. Bus Timing
A maximum of eight devices can be cascaded when
using the CAT24WC03. All three address pins are used
for CAT24WC03. If only one CAT24WC03 is addressed
on the bus, all three address pins (A0, A1, and A2) can
be left floating or connected to V
SS
.
Figure 2. Write Cycle Timing
Figure 3. Start/Stop Timing
i
D
i
t
n
o
c
s
d
e
u
n
a
P
s
t
r
Doc. No. 1005, Rev. H
4
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
CAT24WC03/05
A total of four devices can be addressed on a single bus
when using the CAT24WC05 device. Only A1 and A2
address pins are used with this device. The A0 address
pin is a no connect pin and can be tied to V
SS
or left
floating. If only one CAT24WC05 is being addressed on
the bus, the address pins (A1 and A2) can be left floating
or connected to V
SS
.
WP:
Write Protect
If the WP pin is tied to V
CC
the upper half of memory array
becomes Write Protected (READ only)(locations 80H to
FFH for the CAT24WC03 and locations 100H to 1FFH
for the CAT24WC05). When the WP pin is tied to V
SS
or
left floating normal read/write operations are allowed to
the device.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The bus Master begins a transmission by sending a
START condition. The Master then sends the address
of the particular slave device it is requesting. The four
most significant bits of the 8-bit slave address are fixed
as 1010 for the CAT24WC03/05 (see Fig. 5). The next
three significant bits (A2, A1, A0) are the device address
bits and define which device or which part of the device
the Master is accessing. Up to eight CAT24WC03 and
four CAT24WC05 can be individually addressed by the
system. The last bit of the slave address specifies
whether a Read or Write operation is to be performed.
When this bit is set to 1, a Read operation is selected,
and when set to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT24WC03/05 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24WC03/05 then performs a Read or Write operation
depending on the state of the R/W bit.
Acknowledge
I
2
C BUS PROTOCOL
The following defines the features of the I
2
C bus protocol:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24WC03/05 monitor
the SDA and SCL lines and will not respond until this
condition is met.
Figure 4. Acknowledge Timing
i
D
i
t
n
o
c
s
SCL FROM
MASTER
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
d
e
u
n
8
a
P
9
s
t
r
After a successful data transfer, each receiving device is
required to generate an acknowledge. The
Acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
1
ACKNOWLEDGE
Figure 5. Slave Address Bits
24WC03
24WC05
1
1
0
0
1
1
0
0
A2
A2
A1
A1
A0
a8
R/W
R/W
* A0, A1 and A2 correspond to pin 1, pin 2 and pin 3 of the device.
** a8 corresponds to the address of the memory array address word.
***A0, A1 and A2 must compare to its corresponding hard wired input pins (pins 1, 2 and 3).
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
5
Doc. No. 1005, Rev. H
国产芯片交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
