Superior pull range linearity of <= 1%, 10 times better than quartz
■
LVCMOS/LVTTL compatible output
■
Typical tuning voltage: 0 V to Vdd
■
Three industry-standard packages: 3.2 mm x2.5 mm (4-pin), 5.0 mm x 3.2 mm (6-pin),
7.0 mm x 5.0 mm (6-pin)
■
Outstanding siicon reliability of 2 FIT (10x improvement over quartz-based devices)
■
Ultra short lead time
■
Ideal for telecom clock synchronization, instrumentation, low bandwidth analog PLL,
jitter cleaner, clock recovery, audio, video, FPGA, broadband and networking
■
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-10
-25
-50
Operating Temperature Range
Supply Voltage
T_use
Vdd
-20
-40
1.71
2.25
2.52
2.97
Typ.
–
–
–
–
Max.
80
+10
+25
+50
Unit
MHz
PPM
PPM
PPM
°C
°C
V
V
V
V
PPM
V
V
V
V
V
%
–
kHz
V
mA
mA
μA
%
ns
%Vdd
%Vdd
pF
ms
ms
ms
ps
ps
PPM
Condition
Inclusive of initial tolerance (F_init), operating temperature, rated
power, supply voltage change, load change
Select stability option in part number ordering (see back page)
Extended Commercial
Industrial
Pull Range
[1,2]
Upper Control Voltage
PR
VC_U
1.62
2.25
2.52
3
–
+70
–
+85
1.8
1.89
2.5
2.75
2.8
3.08
3.3
3.63
±25, ±50, ±100,±150,
–
–
–
–
–
–
Positive slope
8
3.3
29
31
–
–
1.0
–
–
–
6
–
–
1.7
0.51
–
1.7
2.3
2.6
3.1
0.1
1
–
3.63
33
31
TBD
55
2.2
–
10
15
10
TBD
10
–
–
±200, ±400, ±800, ±1600
Vdd = 1.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.5 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 3.3 V, Voltage at which maximum deviation is guaranteed.
Voltage at which maximum deviation is guaranteed.
Lower Control Voltage
Linearity
Frequency Change Polarity
Control Voltage Bandwidth(-3dB)
Current Consumption
Standby Current
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Output Load
Start-up Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
Aging
VC_L
Lin
–
V_BW
Idd
I_std
DC
Tr, Tf
VOH
VOL
Ld
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
0
–
–
2.97
–
–
–
45
–
90
–
–
–
–
–
–
–
–
Contact SiTime for 16 kHz bandwidth
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
ST = GND, All Vdd, Output is Weakly Pulled Down
All Vdds
Vdd = 1.8, 2.5, 2.8 or 3.3 V, 10% - 90% Vdd level
IOH = TBD
IOL = TBD
±5
Measured from the time ST pin crosses 50% threshold
f = 10 MHz, all Vdds
f = 10 MHz, Pull range = 100 PPM, Integration bandwidth = 12kHz
to 20MHz, all Vdds
10 years
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab) - Aging (F_aging)
SiTime Corporation
Rev. 0.56
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised July 13, 2011
SiT3808
High Performance MEMS VCXO
Advanced Information
■
Specifications (Cont.)
Pin Description Tables (4-pin device)
Pin #1 Functionality
VIN
0 - Vdd: produces voltage dependent frequency change
Pin Map
Pin
1
2
3
4
Connection
VIN
GND
CLK
Vdd
Pin Description Tables (6-pin device)
Pin #1 Functionality
VIN
0 - Vdd: produces voltage dependent frequency change
Pin #2 Functionality
NC
H or L or Open: No effect on output frequency or other device
functions
OE
H or
Open
[3]
:
specified frequency output
Pin Map
Pin
1
2
3
4
5
6
Connection
VIN
NC/OE/ST
GND
CLK
NC
Vdd
L: output is high impedance
ST
H or Open
[3]
: specified frequency output
L: output is low level (weak pull down). Oscillation stops
Absolute Maximum Ratings
Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC
is only guaranteed within the operational specifications, not at absolute maximum ratings.
Parameter
Storage Temperature
Vdd
Electrostatic Discharge
Soldering Temperature (follow standard Pb free soldering guidelines)
Number of Program Writes
Program Retention over -40 to 125°C, Process, Vdd (0 to 3.65 V)
Min.
-65
-0.5
–
–
–
1,000+
Max.
150
4
6000
260
1
–
Unit
°C
V
V
°C
NA
years
Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Moisture Sensibility Level
Condition/Test Method
MIL-STD-883F, Method 2002; 50kG
MIL-STD-883F, Method 2007; 70G
JESD22, Method A104
MIL-STD-883F, Method 2003
MSL1 @ 260°C
Notes:
3. In 1.8V mode, a resistor of <10 kΩ between OE pin and Vdd is required. SiTime recommends using pull-up resistors for other Vdd(s).
Rev. 0.56
Page 2 of 5
www.sitime.com
SiT3808
High Performance MEMS VCXO
Advanced Information
Phase Noise Plot
SiT3808, 10MHz, Pull range ±100ppm, 3.3V, LVCMOS output
-110
-120
Integrated Random Phase Jitters (RMS, 12kHz - 5MHz): 0.51 ps
Phase Noise (dBc/Hz)
-130
-140
-150
-160
-170
3
10
10
4
10
5
10
6
Offset Frequency (Hz)
Rev. 0.56
Page 3 of 5
www.sitime.com
SiT3808
High Performance MEMS VCXO
Advanced Information
■
Dimensions and Land Patterns
Packages (4-pin device)
3.2 x 2.5 x 0.75 mm
3.2 ± 0.15
#4
#3
#3
2.1
#4
2.2
0.9
YXXXX
2.5 ± 0.15
0.75 ± 0.05
0.9
1.4
Packages (6-pin device)
Package Size – Dimensions (Unit: mm)
[4]
5.0 x 3.2 x 0.75 mm
#6
#5
#4
#4
#5
#6
Recommended Land Pattern (Unit: mm)
[5]
YXXXX
#1
#2
#3
#3
#2
#1
0.75±0.05
7.0 x 5.0 x 0.90 mm
7.0±0.10
#6
#5
#4
#4
1.20
5.08
#
5
5.08
#
6
5.0±0.10
2.60
1.10
XXXX
#1
#2
#3
#3
#2
#1
1.40
0.85 ±0.15
3.80
1.60
Notes:
4. Top marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device.
5. A capacitor of value 0.1
μF
between Vdd and GND is recommended.
Rev. 0.56
Page 4 of 5
1.2
#1
#2
#2
#1
0.7
1.9
www.sitime.com
SiT3808
High Performance MEMS VCXO
Advanced Information
■
Part No. Guide
-
How to Order
SiT3808AC -2F-33EH-75.123456T
Packaging
Part Family
“SiT3808”
Revision Letter
“A” is the revision
Temperature Range
“C” Commercial, -20 to 70ºC
“I” Industrial, -40 to 85ºC
Output Driver Strength
[6]
“–” Default
Package
“2” 4-pin, 3.2 x 2.5 mm
“C” 6-pin, 5.0 x 3.2 mm
“D” 6-pin, 7.0 x 5.0 mm
Frequency Stability
“F” for ±10 PPM
“2” for ±25 PPM
“3” for ±50 PPM
Supply Voltage
“18” for 1.8 V ±5%
“25” for 2.5 V ±10%
“28” for 2.8 V ±10%
“33” for 3.3 V ±10%
“T”: Tape & Reel, 3K reel
“Y”: Tape & Reel, 1K reel
Blank for Bulk
Frequency
1.000000 to 80.000000 MHz
Pull Range Options
“M” for ±25 PPM
“B” for ±50 PPM
“E” for ±100 PPM
“G” for ±150 PPM
“H” for ±200 PPM
“X” for ±400 PPM
“Y” for ±800 PPM
“Z” for ±1600 PPM
Feature Pin
“N” for No Connect in 6-pin devices,
Default value in 4-pin device
“E” for Output Enable (6-pin only)
“S” for Standby (6-pin only)
APR Definition
Absolute pull range (APR) = Norminal pull range (PR) - frequency stability (F_stab) - Aging (F_aging)
APR Table
Frequency Stability
Nominal Pull Range
± 25
± 50
± 100
± 150
± 200
± 400
± 800
± 1600
± 10
± 10
± 35
± 85
± 135
± 185
± 385
± 785
± 1585
± 25
APR (PPM)
—
± 20
± 70
± 120
± 170
± 370
± 770
± 1570
—
—
± 45
± 95
± 145
± 345
± 745
± 1545
±50
Note:
6. Contact SiTime for different drive strength options for driving higher loads or reducing EM
Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii)
unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper
installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.
Disclaimer:
SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by
operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or
usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any sitime product and any product documentation. products sold by
sitme are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or
at stake. all sales are made conditioned upon compliance with the critical uses policy set forth below.
CRITICAL USE EXCLUSION POLICY
BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES
OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.
SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products
does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to
the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be
据国外媒体报道，英特尔将处理器价格最高下调31%，但降价整体来说是有限的。 根据英特尔7月20日的新定价单来看，Core 2 Duo E8500(3.16GHz)价格降幅最高，从266美元下调至183美元，降幅达31%；Core 2 Duo E7200 (2.53GHz)次之，从133美元下调至113美元，降幅15%。 其他降价处理器还有四核Q6600(2.4GHz)，从224美...[详细]
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
