电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDTCV109E

产品描述CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
文件大小96KB,共21页
制造商IDT(艾迪悌)
官网地址http://www.idt.com/
下载文档 选型对比 全文预览

IDTCV109E概述

CLOCK GENERATOR FOR DESKTOP PC PLATFORMS

文档预览

下载PDF文档
IDTCV109E
CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
COMMERCIAL TEMPERATURE RANGE
CLOCK GENERATOR FOR
DESKTOP PC PLATFORMS
IDTCV109E
FEATURES:
DESCRIPTION:
4 PLL architecture
Linear frequency programming
Independent frequency programming and SSC control
Band-gap circuit for differential output
High power-noise rejection ratio
66MHz to 533MHz CPU frequency
VCO frequency up to 1.1G
Support index block read/write, single cycle index block read
Programmable REF, 3V66, PCI, 48MHz I/O drive strength
Programmable 3V66 and PCI Skew
Available in SSOP package
IDTCV109E is a 48 pin clock generation device for desktop PC platforms.
This chip incorporates four PLLs to allow independent generation of CPU, AGP/
PCI, SRC, and 48MHz clocks. The dedicated PLL for Serial ATA clock
provides high accuracy frequency. This device also implements Band-gap
referenced I
REF
to reduce the impact of V
DD
variation on differential outputs,
which can provide more robust system performance.
Static PLL frequency divide error can be as low as 36 ppm, providing high
accuracy output clock. Each CPU, AGP/PCI, SRC clock has its own Spread
Spectrum selection.
KEY SPECIFICATION:
CPU/SRC CLK cycle to cycle jitter < 125ps
SATA CLK cycle to cycle jitter < 125ps
PCI CLK cycle to cycle jitter < 250ps
Static PLL frequency divide error as low as 36 ppm
FUNCTIONAL BLOCK DIAGRAM
PLL1
SSC
EasyN
Programming
CPU CLK
Output Buffers
CPU[1:0]
X1
XTAL
Osc Amp
I
REF
REF 1.0
X2
PLL2
SSC
EasyN
Programming
SDATA
SCLK
SM Bus
Controller
3V66/PCI
Output Buffers
PCI[7:0], PCIF[2:0]
3V66[3:0]
PLL3
SSC
V
TT_PWRGD
Watch Dog
Timer
FS[1:0]
Control
Logic
SRC CLK
Output Buffer
SRC
I
REF
48MHz[1:0]
S
EL
24_48#
PLL4
48MHz
Output Buffer
24 - 48MHz
RESET#
OUTPUT TABLE
CPU (Pair)
2
3V66
3
3V66/VCH
1
PCI
8
PCIF
3
REF
2
48MHz
1
24 - 48MHz
1
SRC (Pair)
1
Reset#
1
COMMERCIAL TEMPERATURE RANGE
1
© 2004 Integrated Device Technology, Inc.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
JANUARY 2004
DSC-6391/14

IDTCV109E相似产品对比

IDTCV109E IDTCV109EPV
描述 CLOCK GENERATOR FOR DESKTOP PC PLATFORMS CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
GY-906程序调解
以下是我的程序可运行一直是382.19C,不知道哪里出问题啦,求大神解答 #include #include"intrins.h" //************************************ #define uint unsigned int #define uchar u ......
烟火010 电子竞赛
职场人际交往需有度
  与人交往,太远了不行,太近了不行,太肤浅了不行,太深入了也不行,人际交往的艺术也就是把握度的艺术。所说的人际关系中的成功者,都是在度上把握的恰到好处。一味付出爱心,不掌握度,可 ......
ESD技术咨询 工作这点儿事
紧急求教!如何进行信号分析
我是在一家有线电视机顶盒公司实习,公司给了一个毕业设计论题,是做IC卡与读卡器之间信号情况的反应(开始接受?故 障?开始复位应答?之类)显示在数码管上面。 个人理解是类似于饭堂打卡时 ......
suohunzhai 单片机
launchpad欢乐学习季
MSP挑战级(高级)通过了,呵呵,期待中。。。:) :) :) :)...
shelion 微控制器 MCU
PLD 、FPGA 技术的概念&#183;综述
PLD设计工具 PLD(Programmable Logic Device)是一种由用户根据需要而自行构造逻辑功能的数字集成电路。目前主要有两大类型:CPLD(Complex PLD)和FPGA(Field Programmable Gate Array)。 ......
lhy FPGA/CPLD
Keil-uv3使用说明——中文
31133...
bootloader 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2529  1573  1670  1376  2068  51  32  34  28  42 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved