Preliminary
‡
2Gb: x16, x32 Automotive Mobile LPDDR SDRAM
Features
Automotive Mobile LPDDR SDRAM
MT46H128M16LF – 32 Meg x 16 x 4 Banks
MT46H64M32LF – 16 Meg x 32 x 4 Banks
MT46H128M32L2 – 16 Meg x 32 x 4 Banks x 2
MT46H256M32L4 – 32 Meg x 16 x 4 Banks x 4
MT46H256M32R4 - 32 Meg x 16 x 4 Banks x 4
Features
• V
DD
/V
DDQ
= 1.70–1.95V
• Bidirectional data strobe per byte of data (DQS)
• Internal, pipelined double data rate (DDR)
architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• 4 internal banks for concurrent operation
• Data masks (DM) for masking write data; one mask
per byte
• Programmable burst lengths (BL): 2, 4, 8, or 16
• Concurrent auto precharge option is supported
• Auto refresh and self refresh modes
• 1.8V LVCMOS-compatible inputs
• Temperature-compensated self refresh (TCSR)
• Partial-array self refresh (PASR)
• Deep power-down (DPD)
• Status read register (SRR)
• Selectable output drive strength (DS)
• Clock stop capability
• 64ms refresh; 32ms for the automotive temperature
range
Table 1: Key Timing Parameters (CL = 3)
Speed Grade
-5
-54
-6
-75
Clock Rate
200 MHz
185 MHz
166 MHz
133 MHz
Access Time
5.0ns
5.0ns
5.0ns
6.0ns
Options
• V
DD
/V
DDQ
– 1.8V/1.8V
• Configuration
– 128 Meg x 16 (32 Meg x 16 x 4 banks)
– 64 Meg x 32 (16 Meg x 32 x 4 banks)
• Addressing
– JEDEC-standard
– Reduced page-size
1
– 4-die stack reduced page-size
2
– 2-die stack standard
– 4-die stack standard
• Plastic "green" package
– 60-ball VFBGA (10mm x 10mm)
3
– 90-ball VFBGA (9mm x 13mm)
4
• PoP (plastic "green" package)
– 168-ball VFBGA (12mm x 12mm)
4
– 168-ball WFBGA (12mm x 12mm)
4
– 168-ball WFBGA (12mm x 12mm)
4
– 240-ball WFBGA (14mm x 14mm)
4
• Timing – cycle time
– 5ns @ CL = 3 (200 MHz)
– 5.4ns @ CL = 3 (185 MHz)
– 6ns @ CL = 3 (166 MHz)
– 7.5ns @ CL = 3 (133 MHz)
• Power
– Standard I
DD2
/I
DD6
• Product grade
– Automotive (package-level burn-in)
• Operating temperature range
– From –40˚C to +85˚C
– From –40˚C to +105˚C
1
• Design revision
Notes:
1.
2.
3.
4.
Mark
H
128M16
64M32
LF
LG
R4
L2
L4
B7
CX
JV
KQ
MA
MC
-5
-54
-6
-75
None
A
IT
AT
:B
Contact factory for availability.
Available in the 168-ball JV package only.
Available only for x16 configuration.
Available only for x32 configuration.
PDF: 09005aef84e25f2e
t79m_ait_aat_mobile_lpddr.pdf - Rev. A 08/12 EN
1
‡Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by
Micron without notice. Products are only warranted by Micron to meet Micron’s production data sheet specifications.
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
Preliminary
2Gb: x16, x32 Automotive Mobile LPDDR SDRAM
Features
Table 2: Configuration Addressing – 2Gb
Architecture
Configuration
Refresh count
Row addressing
Column addressing
128 Meg x 16
32 Meg x 16 x 4
banks
8K
16K A[13:0]
2K A11, A[9:0]
64 Meg x 32
16 Meg x 32 x 4
banks
8K
16K A[13:0]
1K A[9:0]
Reduced Page-Size
Option 128 Meg x 16
32 Meg x 16 x 4 banks
8K
32K A[14:0]
1K A[9:0]
Reduced Page-Size
Option 64 Meg x 32
16 Meg x 32 x 4 banks
8K
32K A[14:0]
512 A[8:0]
See Package Block Diagrams (page 16) for descriptions of signal connections and die configurations for each re-
spective architecture.
Figure 1: 2Gb Mobile LPDDR Part Numbering
MT 46
Micron Technology
Product Family
46 = Mobile LPDDR
H
64M32 LF CX -6
AIT :B
Design Revision
:B = Design generation
Operating Temperature
AIT = Industrial (–25°C to +85°C)
AAT = Automotive (–40°C to +105°C)
Operating Voltage
H = 1.8/1.8V
HC = 1.8/1.2V
Power
Blank = Standard I
DD2
/I
DD6
Configuration
128 Meg x 16
64 Meg x 32
128 Meg x 32
256 Meg x 32
Cycle Time (CL = 3)
-5 = 5ns
t
CK
-54 = 5.4ns
t
CK
-6 = 6ns
t
CK
-75 = 7.5ns
t
CK
Addressing
LF = JEDEC-standard addressing
LG = reduced page-size
R4 = 4-die stack reduced page-size
L2 = 2-die stack standard addressing
L4 = 4-die stack standard addressing
Package Codes
B7 = 60-ball (10mm x 10mm) VFBGA, “green”
CX = 90-ball (9mm x 13mm) VFBGA, “green”
JV = 168-ball (12mm x 12mm) VFBGA, “green”
KQ = 168-ball (12mm x 12mm) WFBGA, “green”
MA = 168-ball (12mm x 12mm) WFBGA, “green”
MC = 240-ball (14mm x 14mm) WFBGA, “green”
FBGA Part Marking Decoder
Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the
part number. Micron’s FBGA part marking decoder is available at
www.micron.com/decoder.
PDF: 09005aef84e25f2e
t79m_ait_aat_mobile_lpddr.pdf - Rev. A 08/12 EN
2
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
Preliminary
2Gb: x16, x32 Automotive Mobile LPDDR SDRAM
Features
Contents
General Description ......................................................................................................................................... 7
Functional Block Diagrams ............................................................................................................................... 8
Ball Assignments ............................................................................................................................................ 10
Ball Descriptions ............................................................................................................................................ 14
Package Block Diagrams ................................................................................................................................. 16
Package Dimensions ....................................................................................................................................... 19
Electrical Specifications .................................................................................................................................. 25
Electrical Specifications – I
DD
Parameters ........................................................................................................ 28
Electrical Specifications – AC Operating Conditions ......................................................................................... 34
Output Drive Characteristics ........................................................................................................................... 39
Functional Description ................................................................................................................................... 42
Commands .................................................................................................................................................... 43
DESELECT ................................................................................................................................................. 44
NO OPERATION ......................................................................................................................................... 44
LOAD MODE REGISTER ............................................................................................................................. 44
ACTIVE ...................................................................................................................................................... 44
READ ......................................................................................................................................................... 45
WRITE ....................................................................................................................................................... 46
PRECHARGE .............................................................................................................................................. 47
BURST TERMINATE ................................................................................................................................... 48
AUTO REFRESH ......................................................................................................................................... 48
SELF REFRESH ........................................................................................................................................... 49
DEEP POWER-DOWN ................................................................................................................................. 49
Truth Tables ................................................................................................................................................... 50
State Diagram ................................................................................................................................................ 55
Initialization .................................................................................................................................................. 56
Standard Mode Register .................................................................................................................................. 59
Burst Length .............................................................................................................................................. 60
Burst Type .................................................................................................................................................. 60
CAS Latency ............................................................................................................................................... 61
Operating Mode ......................................................................................................................................... 62
Extended Mode Register ................................................................................................................................. 63
Temperature-Compensated Self Refresh ...................................................................................................... 63
Partial-Array Self Refresh ............................................................................................................................ 64
Output Drive Strength ................................................................................................................................ 64
Status Read Register ....................................................................................................................................... 65
Bank/Row Activation ...................................................................................................................................... 67
READ Operation ............................................................................................................................................. 68
WRITE Operation ........................................................................................................................................... 79
PRECHARGE Operation .................................................................................................................................. 91
Auto Precharge ............................................................................................................................................... 91
Concurrent Auto Precharge ......................................................................................................................... 92
AUTO REFRESH Operation ............................................................................................................................. 97
SELF REFRESH Operation ............................................................................................................................... 98
Power-Down .................................................................................................................................................. 99
Deep Power-Down .................................................................................................................................... 101
Clock Change Frequency ............................................................................................................................... 103
Revision History ............................................................................................................................................ 104
Rev. A – 08/12 ............................................................................................................................................ 104
PDF: 09005aef84e25f2e
t79m_ait_aat_mobile_lpddr.pdf - Rev. A 08/12 EN
3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
Preliminary
2Gb: x16, x32 Automotive Mobile LPDDR SDRAM
Features
List of Figures
Figure 1: 2Gb Mobile LPDDR Part Numbering .................................................................................................. 2
Figure 2: Functional Block Diagram (x16) ......................................................................................................... 8
Figure 3: Functional Block Diagram (x32) ......................................................................................................... 9
Figure 4: 60-Ball VFBGA – Top View, x16 only .................................................................................................. 10
Figure 5: 90-Ball VFBGA – Top View, x32 only .................................................................................................. 11
Figure 6: 168-Ball FBGA – 12mm x 12mm (Top View), x32 only ........................................................................ 12
Figure 7: 240-Ball FBGA – 14mm x 14mm (Top View), x32 only ........................................................................ 13
Figure 8: Single Rank, Single Channel (1 Die) Package Block Diagram .............................................................. 16
Figure 9: Dual Rank, Single Channel (2 Die) Package Block Diagram ................................................................ 17
Figure 10: Dual Rank, Single Channel (4 Die) Package Block Diagram .............................................................. 18
Figure 11: 60-Ball FBGA (10mm x 10mm), Package Code: B7 ........................................................................... 19
Figure 12: 90-Ball FBGA (9mm x 13mm), Package Code: CX ............................................................................. 20
Figure 13: 168-Ball FBGA (12mm x 12mm), Package Code: JV .......................................................................... 21
Figure 14: 168-Ball FBGA (12mm x 12mm), Package Code: KQ ......................................................................... 22
Figure 15: 168-Ball FBGA (12mm x 12mm), Package Code: MA ........................................................................ 23
Figure 16: 240-Ball FBGA (14mm x 14mm), Package Code: MC ........................................................................ 24
Figure 17: Typical Self Refresh Current vs. Temperature .................................................................................. 33
Figure 18: ACTIVE Command ........................................................................................................................ 45
Figure 19: READ Command ........................................................................................................................... 46
Figure 20: WRITE Command ......................................................................................................................... 47
Figure 21: PRECHARGE Command ................................................................................................................ 48
Figure 22: DEEP POWER-DOWN Command ................................................................................................... 49
Figure 23: Simplified State Diagram ............................................................................................................... 55
Figure 24: Initialize and Load Mode Registers ................................................................................................. 57
Figure 25: Alternate Initialization with CKE LOW ............................................................................................ 58
Figure 26: Standard Mode Register Definition ................................................................................................. 59
Figure 27: CAS Latency .................................................................................................................................. 62
Figure 28: Extended Mode Register ................................................................................................................ 63
Figure 29: Status Read Register Timing ........................................................................................................... 65
Figure 30: Status Register Definition .............................................................................................................. 66
Figure 31: READ Burst ................................................................................................................................... 69
Figure 32: Consecutive READ Bursts .............................................................................................................. 70
Figure 33: Nonconsecutive READ Bursts ........................................................................................................ 71
Figure 34: Random Read Accesses .................................................................................................................. 72
Figure 35: Terminating a READ Burst ............................................................................................................. 73
Figure 36: READ-to-WRITE ............................................................................................................................ 74
Figure 37: READ-to-PRECHARGE .................................................................................................................. 75
Figure 38: Data Output Timing –
t
DQSQ,
t
QH, and Data Valid Window (x16) .................................................... 76
Figure 39: Data Output Timing –
t
DQSQ,
t
QH, and Data Valid Window (x32) .................................................... 77
Figure 40: Data Output Timing –
t
AC and
t
DQSCK .......................................................................................... 78
Figure 41: Data Input Timing ......................................................................................................................... 80
Figure 42: Write – DM Operation .................................................................................................................... 81
Figure 43: WRITE Burst ................................................................................................................................. 82
Figure 44: Consecutive WRITE-to-WRITE ....................................................................................................... 83
Figure 45: Nonconsecutive WRITE-to-WRITE ................................................................................................. 83
Figure 46: Random WRITE Cycles .................................................................................................................. 84
Figure 47: WRITE-to-READ – Uninterrupting ................................................................................................. 85
Figure 48: WRITE-to-READ – Interrupting ...................................................................................................... 86
Figure 49: WRITE-to-READ – Odd Number of Data, Interrupting ..................................................................... 87
Figure 50: WRITE-to-PRECHARGE – Uninterrupting ....................................................................................... 88
PDF: 09005aef84e25f2e
t79m_ait_aat_mobile_lpddr.pdf - Rev. A 08/12 EN
4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
Preliminary
2Gb: x16, x32 Automotive Mobile LPDDR SDRAM
Features
Figure 51:
Figure 52:
Figure 53:
Figure 54:
Figure 55:
Figure 56:
Figure 57:
Figure 58:
Figure 59:
Figure 60:
Figure 61:
Figure 62:
WRITE-to-PRECHARGE – Interrupting ........................................................................................... 89
WRITE-to-PRECHARGE – Odd Number of Data, Interrupting .......................................................... 90
Bank Read – With Auto Precharge ................................................................................................... 93
Bank Read – Without Auto Precharge .............................................................................................. 94
Bank Write – With Auto Precharge .................................................................................................. 95
Bank Write – Without Auto Precharge ............................................................................................. 96
Auto Refresh Mode ........................................................................................................................ 97
Self Refresh Mode .......................................................................................................................... 99
Power-Down Entry (in Active or Precharge Mode) .......................................................................... 100
Power-Down Mode (Active or Precharge) ....................................................................................... 101
Deep Power-Down Mode .............................................................................................................. 102
Clock Stop Mode .......................................................................................................................... 103
PDF: 09005aef84e25f2e
t79m_ait_aat_mobile_lpddr.pdf - Rev. A 08/12 EN
5
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.