3.3V CMOS OCTAL
TRANSPARENT
LATCHES
Integrated Device Technology, Inc.
IDT54/74FCT3573/A
ADVANCE INFORMATION
FEATURES:
• 0.5 MICRON CMOS Technology
• ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
• 25 mil Center SSOP Packages
• Extended commercial range of -40°C to +85°C
• V
CC
= 3.3V
±0.3V,
Normal Range or
V
CC
= 2.7V to 3.6V, Extended Range
• CMOS power levels (0.4µW typ. static)
• Rail-to-Rail output swing for increased noise margin
• Military product compliant to MIL-STD-883, Class B
DESCRIPTION:
The FCT3573/A are octal transparent latches built using an
advanced dual metal CMOS technology.
These octal latches have 3-state outputs and are intended
for bus oriented applications. The flip-flops appear transpar-
ent to the data when Latch Enable (LE) is HIGH. When LE is
LOW, the data that meets the set-up time is latched. Data
appears on the bus when the Output Enable (
OE
) is LOW.
When
OE
is HIGH, the bus output is in the high-impedance
state.
FUNCTIONAL BLOCK DIAGRAM
D
0
D
O
G
G
D
1
D
O
G
D
2
D
O
G
D
3
D
O
G
D
4
D
O
G
D
5
D
O
G
D
6
D
O
G
D
7
D
O
LE
OE
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
3093 drw 01
PIN CONFIGURATION
OE
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
GND
1
2
3
4
5
6
7
8
9
10
20
19
P20-1
D20-1 17
SO20-2 16
&
15
SO20-7
14
13
12
11
18
V
CC
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
LE
3093 drw 02
FUNCTION TABLE
(1)
D
N
H
L
X
Inputs
LE
H
H
X
OE
L
L
H
Outputs
O
N
H
L
Z
3093 tbl 02
NOTE:
1. H = HIGH Voltage Level
X = Don’t Care
L = LOW Voltage Level
Z = High Impedance
DEFINITION OF FUNCTIONAL TERMS
Pin Names
D
N
LE
Description
Data Inputs
Latch Enable Input (Active HIGH)
Output Enable Input (Active LOW)
3-State Outputs
Complementary 3-State Outputs
3093 tbl 03
DIP/SOIC/SSOP
TOP VIEW
OE
O
N
O
N
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1995
Integrated Device Technology, Inc.
AUGUST 1995
DSC-4648/-
8.13
1
IDT54/74FCT3573/3573A
3.3V CMOS OCTAL TRANSPARENT LATCHES
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Rating
Commercial
Military
V
TERM(2)
Terminal Voltage
–0.5 to +4.6 –0.5 to +4.6
with Respect to
GND
V
TERM(3)
Terminal Voltage
–0.5 to +7.0 –0.5 to +7.0
with Respect to
GND
(4)
Terminal Voltage
–0.5 to
V
TERM
–0.5 to
with Respect to
V
CC
+ 0.5
V
CC
+ 0.5
GND
T
A
Operating
–40 to +85 –55 to +125
Temperature
T
BIAS
Temperature
–55 to +125 –65 to +135
Under Bias
T
STG
Storage
–55 to +125 –65 to +150
Temperature
P
T
Power Dissipation
1.0
1.0
I
OUT
DC Output
Current
–60 to +60
–60 to +60
Unit
V
CAPACITANCE
(T
A
= +25°C, f = 1.0MHz)
Symbol
Parameter
(1)
C
IN
Input
Capacitance
C
OUT
Output
Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Typ.
3.5
4.0
Max. Unit
6.0
pF
8.0
pF
V
NOTE:
1. This parameter is measured at characterization but not tested.
3093 lnk 04
V
°C
°C
°C
W
mA
3093 lnk 03
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for ex-
tended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Output and I/O terminals.
8.13
2
IDT54/74FCT3573/3573A
3.3V CMOS OCTAL TRANSPARENT LATCHES
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: T
A
= –40°C to +85°C, V
CC
= 2.7V to 3.6V; Military: T
A
= –55°C to +125°C, V
CC
= 2.7V to 3.6V
Symbol
V
IH
V
IL
I
I H
I
I L
I
OZH
I
OZL
V
IK
I
ODH
I
ODL
V
OH
Parameter
Input HIGH Level (Input pins)
Input HIGH Level (I/O pins)
Input LOW Level
(Input and I/O pins)
Input HIGH Current (Input pins)
(6)
Input HIGH Current (I/O pins)
(6)
Input LOW Current (Input pins)
(6)
Input LOW Current (I/O pins)
(6)
High Impedance Output Current
(3-State Output pins)
(6)
Clamp Diode Voltage
Output HIGH Current
Output LOW Current
Output HIGH Voltage
V
CC
= Max.
V
CC
= Max.
V
I
= 5.5V
V
I
= V
CC
V
I
= GND
V
I
= GND
V
O
= V
CC
V
O
= GND
V
CC
= Min., I
IN
= –18mA
V
CC
= 3.3V, V
IN
= V
IH
or V
IL,
V
O
= 1.5V
(3)
V
CC
= 3.3V, V
IN
= V
IH
or V
IL,
V
O
= 1.5V
(3)
V
CC
= Min.
V
IN
= V
IH
or V
IL
V
CC
= 3.0V
V
IN
= V
IH
or V
IL
V
CC
= Min.
V
IN
= V
IH
or V
IL
I
OH
= –0.1mA
I
OH
= –3mA
I
OH
= –6mA MIL.
I
OH
= –8mA COM'L.
I
OL
= 0.1mA
I
OL
= 16mA
I
OL
= 24mA
V
CC
= 3.0V
I
OL
= 24mA
V
IN
= V
IH
or V
IL
V
CC
= Max., V
O
= GND
(3)
—
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
Min.
2.0
2.0
–0.5
—
—
—
—
—
—
—
–36
50
V
CC
–
0.2
2.4
2.4
(5)
—
—
—
—
–60
—
—
—
Typ.
(2)
—
—
—
Max.
5.5
V
CC
+0.5
0.8
±1
±1
±1
±1
±1
±1
–
1.2
Unit
V
V
µA
—
—
—
—
—
—
–
0.7
µA
V
mA
mA
V
–60
90
—
3.0
3.0
—
0.2
0.3
0.3
–
135
–110
200
—
—
—
0.2
0.4
0.55
0.50
–240
—
V
OL
Output LOW Voltage
V
I
OS
V
H
I
CCL
I
CCH
I
CCZ
Short Circuit Current
(4)
Input Hysteresis
Quiescent Power Supply Current
mA
mV
µA
150
0.1
0.1
V
CC
= Max.,
V
IN
= GND or V
CC
COM'L.
MIL.
10
100
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. V
OH
= V
CC
–0.6V at rated current.
6. The test limits for this parameter is
±
5µA at T
A
= –55°C.
3093 lnk 05
8.13
3
IDT54/74FCT3573/3573A
3.3V CMOS OCTAL TRANSPARENT LATCHES
MILITARY AND COMMERCIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol
∆I
CC
I
CCD
Parameter
Quiescent Power Supply Current
Dynamic Power Supply
Current
(4)
V
CC
= Max.
V
CC
= Max.
Outputs Open
OE
= GND
One Input Toggling
50% Duty Cycle
V
CC
= Max.
Outputs Open
fi =10MHz
50% Duty Cycle
V
IN
= V
CC
–0.6V
V
IN
= GND
Test Conditions
(1)
V
IN
= V
CC
– 0.6V
(3)
V
IN
= V
CC
V
IN
= GND
Min.
Typ.
(2)
Max.
Unit
µA
µA/
MHz
I
C
Total Power Supply Current
(6)
V
IN
= V
CC
V
IN
= GND
mA
OE
= GND
LE = VCC
One Bit Toggling
V
CC
= Max.
Outputs Open
fi = 2.5MHz
50% Duty Cycle
OE
= GND
LE = V
CC
Eight Bits Toggling
V
IN
= V
CC
V
IN
= GND
V
IN
= V
CC
–0.6V
V
IN
= GND
NOTES:
1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25°C ambient.
3. Per TTL driven input; all other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
CP
N
CP
/2 + fiNi)
I
CC
= Quiescent Current (I
CCL,
I
CCH
and I
CCZ
)
∆I
CC
= Power Supply Current for a TTL High Input
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
N
CP
= Number of Clock Inputs at f
CP
f
i
= Input Frequency
N
i
= Number of Inputs at fi
3093 tbl 06
8.13
4
IDT54/74FCT3573/3573A
3.3V CMOS OCTAL TRANSPARENT LATCHES
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
(3)
FCT3573
Com'l.
Symbol
Parameter
Conditions
(1)
Min
.
(2)
Max
.
FCT3573A
Mil.
Com'l.
Max
.
Min
.
(2)
Max
.
Mil.
Min
.
(2)
Max
.
Min
.
(2)
Unit
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SU
t
H
t
W
Propagation Delay
D
N
to O
N
Propagation Delay
LE to O
N
Output Enable Time
Output Disable Time
Set-up Time HIGH
or LOW, D
N
to LE
Hold Time HIGH
or LOW, D
N
to LE
LE Pulse Width
HIGH
C
L
= 50pF
R
L
= 500Ω
1.5
2.0
1.5
1.5
2.0
1.5
6.0
8.0
13.0
12.0
7.5
—
—
—
1.5
2.0
1.5
1.5
2.0
1.5
6.0
8.5
15.0
13.5
10.0
—
—
—
1.5
2.0
1.5
1.5
2.0
1.5
5.0
5.2
8.5
6.5
5.5
—
—
—
1.5
2.0
1.5
1.5
2.0
1.5
6.0
5.6
9.8
7.5
6.5
—
—
—
ns
ns
ns
ns
ns
ns
ns
3093 tbl 07
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Propagation Delays and Enable/Disable times are with V
CC
= 3.3V
±0.3V,
Normal Range. For V
CC
= 2.7V to 3.6V, Extended Range, all Propagation Delays
and Enable/Disable times should be degraded by 20%.
8.13
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
