Datasheet> 器件分类 > 存储> 存储> IS61QDPB451236C-550M3LI

文档预览

IS61QDPB451236C-550M3LI: 产品描述QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165; 产品类别存储存储; 文件大小881KB，共33页; 制造商Integrated Silicon Solution ( ISSI )

下载文档详细参数全文预览

IS61QDPB451236C-550M3LI概述

QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165

IS61QDPB451236C-550M3LI规格参数

参数名称	属性值
厂商名称	Integrated Silicon Solution ( ISSI )
包装说明	LBGA,
Reach Compliance Code	unknown
ECCN代码	3A991.B.2.A
最长访问时间	0.45 ns
JESD-30 代码	R-PBGA-B165
长度	17 mm
内存密度	18874368 bit
内存集成电路类型	QDR SRAM
内存宽度	36
功能数量	1
端子数量	165
字数	524288 words
字数代码	512000
工作模式	SYNCHRONOUS
最高工作温度	85 °C
最低工作温度	-40 °C
组织	512KX36
封装主体材料	PLASTIC/EPOXY
封装代码	LBGA
封装形状	RECTANGULAR
封装形式	GRID ARRAY, LOW PROFILE
并行/串行	PARALLEL
座面最大高度	1.4 mm
最大供电电压 (Vsup)	1.89 V
最小供电电压 (Vsup)	1.71 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
宽度	15 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

IS61QDPB41M18C/C1/C2

IS61QDPB451236C/C1/C2

1Mx18, 512Kx36

18Mb QUADP (Burst 4) SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

FEATURES



512Kx36 and 1Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data valid

window.

Separate independent read and write ports with

concurrent read and write operations.

Synchronous pipeline read with late write operation.

Double Data Rate (DDR) interface for read and write

input ports.

2.5 cycle read latency.

Fixed 4-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data Valid Pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output levels.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package:

13mmx15mm and 15mmx17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x user-

supplied precision resistor.

ODT (On Die Termination) feature is supported

optionally on data input, K/K#, and BW

The end of top mark (C/C1/C2) is to define options.

IS61QDPB451236C : Don’t care ODT function and

pin connection

IS61QDPB451236C1: Option1

IS61QDPB451236C2: Option2

Refer to more detail description at page 6 for each

ODT option.

APRIL 2016

DESCRIPTION

The 18Mb IS61QDPB451236C/C1/C2 and IS61QDPB41M18C/C1/C2

are synchronous, high-performance CMOS static random access

memory (SRAM) devices.

These SRAMs have separate I/Os, eliminating the need for high-speed

bus turnaround. The rising edge of K clock initiates the read/write

operation, and all internal operations are self-timed. Refer to the

Timing

Reference Diagram for Truth Table

for a description of the basic

operations of these QUADP (Burst of 4) SRAMs.

Read and write addresses are registered on alternating rising edges of

the K clock. Reads and writes are performed in double data rate.

The following are registered internally on the rising edge of the

K clock:



Read/write address



Read enable



Write enable



Byte writes for burst addresses 1 and 3



Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K# clock:



Byte writes for burst addresses 2 and 4



Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after the

write address. The first data-in burst is clocked one cycle later

than the write command signal, and the second burst is timed

to the following rising edge of the K# clock. Two full clock

cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first

and third bursts are updated from output registers of the third

and fourth rising edges of the K# clock (starting 2.5 cycles later

after read command). The data-outs from the second and

fourth bursts are updated with the fourth and fifth rising edges

of the K clock where the read command receives at the first

rising edge of K. Two full clock cycles are required to complete

a read operation.

The device is operated with a single +1.8V power supply and

is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

03/23/2016

IS61QDPB41M18C/C1/C2

IS61QDPB451236C/C1/C2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.

These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the

synchronous data outputs and can be used as a data valid indication. These signals are free running

clocks and do not stop when Q tri-states.

DLL disable and reset input: when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in one read latency mode when the DLL is turned off. In this mode, the

device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective CQ and CQ#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating

Conditions for range.

Ground

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this

ball to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance

mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 input pins for JTAG.

IEEE1149.1 output pins for JTAG.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

Input

QVLD

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

Input

reference

supply

REF

DDQ

Input

TMS, TDI, TCK

TDO

ODT

Input

Output

N/A

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

03/23/2016

IS61QDPB41M18C/C1/C2

IS61QDPB451236C/C1/C2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM

maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω at V

DDQ

=1.5V. The RQ resistor should be placed less than two inches

away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ should not be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. During power-up, the driver impedance is in the middle of allowable impedances

values. The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Locked Loop (DLL)

Delay Lock Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to enhance

the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match the clock

frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with one cycle latency and a longer access time which is known in DDR-I or legacy

QUAD mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

03/23/2016

推荐资源

新型高性能锂离子电池充电器设计方案图(DS2770,DS2720)

875p电脑主板电路图_081

5款ALTERA FPGA开发板原理图合集: 这个是拿money换来的,大家要珍惜啊!! 分别是： Cyclone1C20的Nios开发板.DDB EP2C20 Altera Cyclone II FPGA Starter Board.pdf EP1C3T144 FPGA develop board manual.pdf EP1C6Q240C6开 ......; 程序天使 FPGA/CPLD

单片机用拨码开关做地址设定: pc与单片机串口通信，pc发送给单片机带有地址码的数据，单片机判断是否是发送给它的，如果是则转发数据；不是，则不转发。这个判断的操作思路是什么？怎么通过通过拨码开关来实现呢？ ...; 小99 51单片机

kernel启动失败: 最近调试4412,改了２Ｇ内存,在启动内核时,出现下列错误(已经打开low level debug 宏),　不知道如何处理,哪位大神遇到过给点指导,谢谢. NET: Registered protocol family 1 ......; seanew 嵌入式系统

【T叔藏书阁】电子工程师必备--元器件应用宝典: 《电子工程师必备--元器件应用宝典》高清书签版作者：胡兵，刘超，胡松出版社：人民邮电出版社简介：本书是一本电子元器件应用手册，全书介绍了各种元器件和常用典型电路，具体内容包括电路符号 ......; tyw 下载中心专版

优盘unknown driver 问题: kingston 2G 优盘插上时是安装成功可以使用了，但过一会就是unknown driver 然后就没反应了，在我的电脑里也没有显示，在任务栏也没有显示，这种情况算什么，请高手帮忙...; voyage1999 嵌入式系统

求教，移植ucosii到2440,反复重启问题: 请教：小弟移植ucosii到mini2440上去，在进入初始化函数：OSInit()中时反复重启。追踪进去发现是在执行 OS_TCBInit()这个函数时返回时就复位重启了。不知道是什么原因，请教有经验的大哥 ......; xiaoma0430 实时操作系统RTOS

基于STM32单片机的简单红外循迹的实现

此次红外循迹是我在做毕设过程无意中实现的，所有有些地方不够精确完美，还请各位友友们多多指点校正。这篇博客也是小弟第一篇博客，小弟不才，文笔不怎么行，可能有些语句不太通顺的地方，只能让各位将就一下了。那么接下来就进入正题吧。一、硬件选择 ①首先我们需要一个单片机开发板，在这里我使用的是STM32F103RCT6型号的单片机，这个大家也可以自己买其他的类型；②然后就是电机和电机驱动模块，市面上...[详细]
单片机STM32的5个时钟源知识

　　众所周知STM32有5个时钟源HSI、HSE、LSI、LSE、PLL，其实他只有四个，因为从上图中可以看到PLL都是由HSI或HSE提供的。　　其中，高速时钟(HSE和HSI)提供给芯片主体的主时钟.低速时钟(LSE和LSI)只是提供给芯片中的RTC(实时时钟)及独立看门狗使用，图中可以看出高速时钟也可以提供给RTC。　　内部时钟是在芯片内部RC振荡器产生的，起振较快，所以时钟在芯片刚上...[详细]
机器视觉如何选择/设计视觉光源照明方案

机器视觉系统的核心是图像的采集和处理。所有信息均来源于图像，图像的质量对整个视觉系统极为关键。一幅好的图像可以提高整个系统的稳定性，从而大大降低图像处理算法的难度，同时提高系统的精度和可靠性。一幅好的图像应该具备如下条件：对比度：对比度明显，目标与背景的边界对比清晰，要求目标与背景灰度值至少相差30以上；均匀性：要求图片整体亮度均匀，或整体不均匀但灰度差不影响图像处理；真实...[详细]
机械设计中常用的动密封，了解一下

设备动密封问题是伴随着设备的运行而始终存在的，今天特意为大家梳理出了动设备上常用的各类密封形式和使用范围以及特点，让大家能够对密封问题有一个更深的了解。一、填料密封填料密封按其结构特点可分为：软填料密封硬填料密封成型填料密封 1、软填料密封软填料类型：盘根盘根通常由较柔软的线状物编织而成，通过截面积是正方形的条状物填充在密封腔体内，靠压盖产生压紧力，压紧填料，迫使填料压...[详细]
从两个层面来说电动汽车为什么不适合跑长途

纯电动汽车跑长途是否是个伪命题？至少就我个人的观点来看，至少就目前的技术水准以及基建水平来看，我认为是的。以下我会从两个大的层面来和大家聊聊，为什么纯电动汽车不适合跑长途。开着纯电动汽车跑长途，你需要对你的路程做出一个十分精准的规划，到哪里需要进行充电、需要预留多少的安全电量、具体路线的选择等等。除此以外，当你花了非常多的心思，对自己的旅程做出安排之后，实际路途中如果遇上一次充电桩的损坏、...[详细]
电视常识每日新知：软硬屏区分方法

IPS面板最大的特点就是它的两极都在同一个面上，而不象其它液晶模式的电极是在上下两面，立体排列。该技术把液晶分子的排列方式进行了优化，采取水平排列方式，当遇到外界压力时，分子结构向下稍微下陷，但是整体分子还呈水平状。在遇到外力时，硬屏液晶分子结构坚固性和稳定性远远优于软屏!所以不会产生画面失真和影响画面色彩，可以最大程度的保护画面效果不被损害。 IPS硬屏技术是目前世界上最领先的液晶技术。与...[详细]
自备智能手机，实现门禁控制和电脑桌面登录

主题：自备终端(BYOD)发展趋势;用员工自己的移动设备来控制对工作设施及设备的使用，会对信息安全产生怎样的影响;在不使公司有安全风险或不损害员工隐私的前提下，有哪些方式能安全地实现这样的设施及设备使用。自备终端(Bring Your Own Device，简称BYOD)，即企业允许员工离职时保留自己的手机，这种做法正日益流行。如今智能手机功能也越来越多，我们不仅能用自己的手机访问电脑、网...[详细]
专为AI PC应用打造，格科推出高性能图像传感器GC5605

该产品专为AI PC应用打造，具备高分辨率、高动态、超低功耗三大特性，助力AI PC提升视频会议、高清拍摄等应用场景的影像质量；实现智能唤醒、手势控制等更智能的人机交互。 GC5606规格参数 GC5605搭载 GalaxyCell ® 2.0 工艺平台的 1.116μm 像素，针对多种拍摄环境，尤其是暗光场景，显著增强成像细节并有效降低像素暗...[详细]
『新品发布』共模半导体重磅发布高效率小尺寸降压电源模块GM6506系列产品

共模半导体正式发布其最新一代电源管理芯片—GM6506系列，这是一个完全集成的高频同步整流降压电源模块，内部集成了电感和多个关键器件，简化了电路设计。这款芯片凭借其卓越的性能、低功耗设计以及广泛的应用场景，为各种高要求的电源应用提供了理想的解决方案。无论是光通信、服务器、电信，还是工业及自动化测试领域，GM6506都能满足高效、稳定电源需求。一产品介绍 GM6506 是一个非...[详细]
零基础入门stm32基本定时器详解

一、基本定时器介绍在STM32中，基本定时器有TIM6、TIM7等。基本定时器主要包含时基单元，提供16位的计数，能计数0~65535。基本定时器除了计数功能以外，还能输出给DAC模块一个TRGO信号。基本定时器框图如下：二、时基单元介绍 STM32的所有定时器都具备时基单元，时基单元的功能就是简单的计数，即计数时钟源TMxCLK的脉冲个数，这个时钟源来至APB1总线。高...[详细]
STM32定时器输入捕获功能应用——超声波模块

一、工作原理输入捕获是STM32单片机定时器的一项重要的功能，应用很广泛，常用于测量脉冲宽度，周期等。超声波模块测距的原理是：单片机给超声波模块（我用到的超声波模块型号是HC-SR04，下面简称HC-SR04）发送一个大于10us的高电平，触发HC-SR04发出8个40kHz的方波，并自动检测是否有信号返回，如果有信号返回，就会通过Echo对单片机输出一个高电平，高电平的持续时间就是超声波从...[详细]
基于VFW的成像声纳视频压缩存储设计

　　引言　　声纳成像在海洋资源开发和海洋防卫等方面有着重要的意义，具有作用距离远、直观显示观测区域状况和识别目标等特点，被广泛地应用于军事、经济领域。在成像声纳系统的设计过程中，为了实现对目标更为细腻的刻画，系统的角度和距离分辨率指标往往都很高。本文设计的成像声纳的相关技术指标为：量程100m，视角90°×20°，波束数538，波束间距0.17°，量程分辨率：2.5cm，最高帧率：15Hz。在...[详细]
英飞凌低噪声放大器在无线数据接收中的应用

　　2014年6月，工信部向联通和电信颁发4G FD-LTE牌照，加上在此之前发放给移动、联通、电信的4G TD-LTE牌照，这意味着国内三大运营商全面进入4G商用化时代，同时各大手机制造商纷纷推出多模、多频的LTE手机和终端，目前国内LTE用户规模已经达到5,000万。　　相对于3G而言，4G LTE能够提供更大的信道容量，手机用户可以享用更高的数据下载速率，在FD-LTE 20MHz...[详细]
电动汽车有辐射，长期驾驶会致癌？

随着我国电动汽车的高速发展，人们也开始关注到电动汽车的辐射问题，我们都知道手机是有辐射的，那么比手机电池大几十倍的电动车是否辐射更大？会不会对人体造成伤害呢？今天我们就来聊聊有关辐射的那些事儿。现如今，只要我们还活着就无法避免辐射，像太阳光、电脑、手机、微波炉、wifi等都会产生一定量的辐射。只要温度在绝对零度以上，都会以电磁波或者是粒子的形式对外输送热量，这种方式就叫做辐射，但是根据其能...[详细]
芯对话|CBM108S085破局多通道DAC“同步+精度+低功耗”困局

一、多通道DAC技术瓶颈当前，多通道DAC技术的发展主要聚焦于两大核心难题：一方面，工业场景迫切需要‘多通道同步+高精度’的解决方案，而传统分立方案却因复杂度过高而难以满足需求，例如，在多轴机械臂控制中，需要实现8通道的纳秒级同步输出，分立DAC不仅占用大量PCB面积，还难以有效避免通道间的延迟误差；另一方面，便携式设备面临着‘低功耗’与‘高精度’之间的平衡挑战，如手持测量仪、可穿戴医...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多