SyncMOS Technologies Inc.
May 2001
SM89516
8 - Bit Micro-controller
with 64KB flash & 1KB RAM embedded
Product List
SM89516L25, 25 MHz 64KB internal memory MCU
SM89516C25, 25 MHz 64KB internal memory MCU
Features
Working voltage: 3.0V ~ 3.6V For L Version
4.5V ~ 5.5V For C Version
General 8052 family compatible
12 clocks per machine cycle
64 KB internal flash memory
1024 bytes data RAM
Three 16 bit timers/counters
Four 8-bit I/O ports for PDIP package
Four 8-bit I/O ports + one 4-bit I/O ports
for PLCC or QFP package
Full duplex serial channel
Bit operation instruction
Page free jumps
8-bit unsigned division
8-bit unsigned multiply
BCD arithmetic operations
Direct addressing
Indirect addressing
Nested interrupts
Two priority level interrupts
A serial I/O port
Power save modes:
Idle mode and power down mode
Code protection function
One watch dog timer (WDT)
Low EMI (inhibit ALE)
Description
The SM89516 series product is an 8 - bit single chip
micro controller with 64KB flash & 1KB RAM embed-
ded. It is a derivative of the 8052 micro controller family.
With its hardware features and powerful instruction set,
it’s straight forward to make it a versatile and cost effec-
tive controller for those applications which demand up
to 32 I/O pins for PDIP package or up to 36 I/O pins for
PLCC/QFP package, or applications which need up to
64KB memory either for program or for data or mixed.
To program the on-chip flash memory, a commercial
writer is available to do it in parallel programming
method.
Ordering Information
yywwv
SM89516ihhk
yy: year, ww:week
v: version identifier {, A, B,...}
i: process identifier {L=3.0V ~ 3.6V, C=4.5V ~ 5.5V}
hh: working clock in MHz {25}
k: package type postfix {as below table}
Postfix
P
J
Q
Package
40L PDIP
44L PLCC
44L QFP
Pin/Pad
Configuration
page 2
page 2
page 2
Dimension
page 16
page 17
page 18
Taiwan
4F, No. 1 Creation Road 1,
Science-based Industrial Park,
Hsinchu, Taiwan 30077
TEL: 886-3-578-3344
FAX: 886-3-579-2960
886-3-578-0493
Specifications subject to change without notice,contact your sales representatives for the most recent information.
1/19
Ver 1.3
PID 89516 05/01
SyncMOS Technologies Inc.
May 2001
SM89516
Pin Configurations
P1.1/T2EX
P1.0/T2
P4.2
VDD
P0.0/AD0
P0.1/AD1
P0.3/AD3
P0.4/AD4
P0.5/AD5
P0.6/AD6
P0.2/AD2
P0.7/AD7
#EA
P2.7/A15
P1.4
P1.3
6
5
4
3
2
1 44 43 42 41 40
P1.5
P1.6
P1.7
RES
RXD/P3.0
P4.3
TXD/P3.1
#INT0/P3.2
#INT1/P3.3
T0/P3.4
T1/P3.5
7
8
9
10
11
12
13
39
38
37
36
P0.4/AD4
P0.5/AD5
P0.6/AD6
P0.7/AD7
#EA
P4.1
ALE
#PSEN
P2.7/A15
P2.6/A14
P2.5/A13
AD3/P0.3
AD2/P0.2
AD1/P0.1
AD0/P0.0
VDD
P4.2
T2/P1.0
T2EX/P1.1
P1.2
P1.3
P1.4
34
35
36
37
38
39
40
41
42
43
44
33 32 31 30 29 28 27 26 25 24 23
22
21
20
19
18
17
16
15
14
13
12
1
2
3
4
5
RXD/P3.0
6
7
8
9
10 11
ALE
P2.6/A14
P2.5/A13
P1.2
P4.1
#PSEN
P2.4/A12
P2.3/A11
P2.2A10
P2.1A9
P2.0/A8
P4.0
VSS
XTAL1
XTAL2
P3.7/#RD
P3.6/#WR
SM89516 ihhJv
(Top View, 44L PLCC)
35
34
33
32
31
30
29
SM89516 ihhQv
(Top View, 44L QFP)
14
15
16
17
18 19 20 21 22 23 24 25 26 27 28
#WR/P3.6
#RD/P3.7
XTAL2
XTAL1
VSS
P4.0
A10/P2.2
A11/P2.3
A12/P2.4
A8/P2.0
A9/P2.1
#INT0/P3.2
P1.6
P1.7
RES
P4.3
#INT1/P3.3
TXD/P3.1
T0/P3.4
P1.5
T2/P1.0
T2EX/P1.1
P1.2
P1.3
P1.4
P1.5/
P1.6
P1.7
RES
RXD/P3.0
TXD/P3.1
#INT0/P3.2
#INT1/P3.3
T0/P3.4
T1/P3.5
#WR/P3.6
#RD/P3.7
XTAL2
XTAL1
VSS
1
2
3
4
5
6
40
39
38
37
36
35
34
VDD
P0.0/AD0
P0.1/AD1
P0.2/AD2
P0.3/AD3
P0.4/AD4
P0.5/AD5
P0.6/AD6
P0.7/AD7
#EA
ALE
#PSEN
P2.7/A15
P2.6/A14
P2.5/A13
P2.4/A12
P2.3/A11
P2.2/A10
P2.1/A9
P2.0/A8
7
8
9
10
11
33
32
31
30
29
28
27
26
25
24
23
22
21
12
13
14
15
16
17
18
19
20
Specifications subject to change without notice,contact your sales representatives for the most recent information.
2/19
Ver 1.3
PID 89516 05/01
T1/P3.5
(Top View, 40L PDIP)
SM89516 ihhPv
SyncMOS Technologies Inc.
May 2001
Block Diagram
Stack
Pointer
Decoder &
Register
1024 bytes
RAM
SM89516
Timer 2
Timer 1
Timer 0
WDT
RES
Reset
Circuit
to pertinent blocks
Acc
to whole chip
Buffer2
Buffer1
Buffer
DPTR
Vdd
Vss
Power
Circuit
PC
Incrementer
Interrupt
Circuit
to pertinent blocks
ALU
Program
Counter
XTAL2
XTAL1
#EA
ALE
#PSEN
Timing
Generator
to whole system
PSW
Register
Instruction
Register
64K
bytes
Flash
Memory
Port 0
Latch
Port 1
Latch
Port 2
Latch
Port 3
Latch
Port 4
Latch
Port 0
Driver & Mux
8
Port 1
Driver & Mux
8
Port 4
Port 3
Driver & Mux Driver & Mux Driver & Mux
8
8
4
Port 2
Specifications subject to change without notice,contact your sales representatives for the most recent information.
3/19
Ver 1.3
PID 89516 05/01
SyncMOS Technologies Inc.
May 2001
Pin Descriptions
40L
PDIP
Pin#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
SM89516
44L
QFP
Pin#
40
41
42
43
44
1
2
3
4
5
7
8
9
10
11
12
13
14
15
16
18
19
20
21
22
23
24
25
26
27
29
30
31
32
33
34
35
36
37
38
17
28
39
6
44L
PLCC
Pin#
2
3
4
5
6
7
8
9
10
11
13
14
15
16
17
18
19
20
21
22
24
25
26
27
28
29
30
31
32
33
35
36
37
38
39
40
41
42
43
44
23
34
1
12
Symbol
T2/P1.0
T2EX/P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
RES
RXD/P3.0
TXD/P3.1
#INT0/P3.2
#INT1/P3.3
T0/P3.4
T1/P3.5
#WR/P3.6
#RD/P3.7
XTAL2
XTAL1
VSS
P2.0/A8
P2.1/A9
P2.2/A10
P2.3/A11
P2.4/A12
P2.5/A13
P2.6/A14
P2.7/A15
#PSEN
ALE
#EA
P0.7/AD7
P0.6/AD6
P0.5/AD5
P0.4/AD4
P0.3/AD3
P0.2/AD2
P0.1/AD1
P0.0/AD0
VDD
P4.0
P4.1
P4.2
P4.3
Active I/O
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
o
i
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
o
o
i
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
i/o
Names
timer 2 clock out & bit 0 of port 1
timer 2 control & bit 1 of port 1
bit 2 of port 1
bit 3 of port 1
bit 4 of port 1
bit 5 of port 1
bit 6 of port 1
bit 7 of port 1
Reset
Receive data & bit 0 of port 3
Transmit data & bit 1 of port 3
low true interrupt 0 & bit 2 of port 3
low true interrupt 1 & bit 3 of port 3
Timer 0 & bit 4 of port 3
Timer 1 & bit 5 of port 3
external memory write & bit 6 of port 3
external memory read & bit 7 of port 3
Crystal out
Crystal in
Sink Voltage, Ground
bit 0 of port 2 & bit 8 of external memory address
bit 1 of port 2 & bit 9 of external memory address
bit 2 of port 2 & bit 10 of external memory address
bit 3 of port 2 & bit 11 of external memory address
bit 4 of port 2 & bit 12 of external memory address
bit 5 of port 2 & bit 13 of external memory address
bit 6 of port 2 & bit 14 of external memory address
bit 7 of port 2 & bit 15 of external memory address
program storage enable
address latch enable
external access
bit 7 of port 0 & data/address bit 7 of external memory
bit 6 of port 0 & data/address bit 6 of external memory
bit 5 of port 0 & data/address bit 5 of external memory
bit 4 of port 0 & data/address bit 4 of external memory
bit 3 of port 0 & data/address bit 3 of external memory
bit 2 of port 0 & data/address bit 2 of external memory
bit 1 of port 0 & data/address bit 1 of external memory
bit 0 of port 0 & data/address bit 0 of external memory
Drive Voltage, +5 Vcc
bit 0 of Port 4
bit 1 of Port 4
bit 2 of Port 4
bit 3 of Port 4
H
L/ -
L/ -
L/ -
L/ -
L
-
L
Specifications subject to change without notice,contact your sales representatives for the most recent information.
4/19
Ver 1.3
PID 89516 05/01
SyncMOS Technologies Inc.
May 2001
SM89516
Special Function Register (SFR) Memory MAP
$F8
$F0
$E8
$E0
$D8
$D0
$C8
$C0
$B8
$B0
$A8
$A0
$98
$90
$88
$80
B
ACC
P4
PSW
T2CON
IP
P3
IE
P2
SCON
P1
TCON
P0
TMOD
SP
TL0
DPL
TL1
DPH
TH0
(Reserved)
TH1
RCON
PCON
SBUF
WDTC
RC2L
RC2H
TL2
TH2
SCONF
$FF
$F7
$EF
$E7
$DF
$D7
$CF
$C7
$BF
$B7
$AF
$A7
$9F
$97
$8F
$87
Note: The text of SFRs with bold type characters are Extension Special Function Registers for SM89516
Extension Function Description
Memory Structure
The SM89516 is the general 8052 hardware core to integrate the expanded 768B data RAM
and 64KB flash program memory as a single chip micro controller. Its memory structure follows
general 8052 structure.
Program Memory
The SM89516 has 64K bytes on-chip flash memory which can be used as general program memory.
FFFF
64K Program
memory space
0000
Specifications subject to change without notice,contact your sales representatives for the most recent information.
5/19
Ver 1.3
PID 89516 05/01
实时操作系统RTOS
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
