电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C139-15JCT

产品描述Dual-Port SRAM, 4KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68
产品类别存储    存储   
文件大小523KB,共16页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY7C139-15JCT概述

Dual-Port SRAM, 4KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68

CY7C139-15JCT规格参数

参数名称属性值
零件包装代码LCC
包装说明QCCJ,
针数68
Reach Compliance Codeunknown
ECCN代码EAR99
最长访问时间15 ns
其他特性SEMAPHORE
JESD-30 代码S-PQCC-J68
长度24.2316 mm
内存密度36864 bit
内存集成电路类型DUAL-PORT SRAM
内存宽度9
功能数量1
端口数量2
端子数量68
字数4096 words
字数代码4000
工作模式ASYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织4KX9
输出特性3-STATE
可输出YES
封装主体材料PLASTIC/EPOXY
封装代码QCCJ
封装形状SQUARE
封装形式CHIP CARRIER
并行/串行PARALLEL
认证状态Not Qualified
座面最大高度5.08 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子形式J BEND
端子节距1.27 mm
端子位置QUAD
宽度24.2316 mm
Base Number Matches1

文档预览

下载PDF文档
CY7C138 CY7C1394K x 8/9 Dual-Port Static RAM
with Sem, Int, Busy
CY7C138
CY7C139
4K x 8/9 Dual-Port Static RAM
with Sem, Int, Busy
Features
• True Dual-Ported memory cells that allow simultaneous
reads of the same memory location
• 4K x 8 organization (CY7C138)
• 4K x 9 organization (CY7C139)
• 0.65-micron CMOS for optimum speed/power
• High-speed access: 15 ns
• Low operating power: I
CC
= 160 mA (max.)
• Fully asynchronous operation
• Automatic power-down
• TTL compatible
• Expandable data bus to 32/36 bits or more using
Master/Slave chip select when using more than one
device
• On-chip arbitration logic
• Semaphores included to permit software handshaking
between ports
• INT flag for port-to-port communication
• Available in 68-pin PLCC
• Pb-Free packages available
are included on the CY7C138/9 to handle situations when
multiple processors access the same piece of data. Two ports
are provided permitting independent, asynchronous access
for reads and writes to any location in memory. The
CY7C138/9 can be utilized as a standalone 8/9-bit dual-port
static RAM or multiple devices can be combined in order to
function as a 16/18-bit or wider master/slave dual-port static
RAM. An M/S pin is provided for implementing 16/18-bit or
wider memory applications without the need for separate
master and slave devices or additional discrete logic. Appli-
cation areas include interprocessor/multiprocessor designs,
communications
status
buffering,
and
dual-port
video/graphics memory.
Each port has independent control pins: chip enable (CE),
read or write enable (R/W), and output enable (OE). Two flags
are provided on each port (BUSY and INT). BUSY signals that
the port is trying to access the same location currently being
accessed by the other port. The interrupt flag (INT) permits
communication between ports or systems by means of a mail
box. The semaphores are used to pass a flag, or token, from
one port to the other to indicate that a shared resource is in
use. The semaphore logic is comprised of eight shared
latches. Only one side can control the latch (semaphore) at
any time. Control of a semaphore indicates that a shared
resource is in use. An automatic power-down feature is
controlled independently on each port by a chip enable (CE)
pin or SEM pin.
The CY7C138 and CY7C139 are available in a 68-pin PLCC.
Functional Description
The CY7C138 and CY7C139 are high-speed CMOS 4K x 8
and 4K x 9 dual-port static RAMs. Various arbitration schemes
Logic Block Diagram
R/W
L
CE
L
OE
L
R/W
R
CE
R
OE
R
(7C139)I/O
8L
I/O
7L
I/O
0L
BUSY
L
[1, 2]
A
11L
A
0L
ADDRESS
DECODER
I/O
CONTROL
I/O
CONTROL
I/O
8R
(7C139)
I/O
7R
I/O
0R
BUSY
R
A
11R
A
0R
[1, 2]
MEMORY
ARRAY
ADDRESS
DECODER
CE
L
OE
L
R/W
L
SEM
L
INT
L
[2]
INTERRUPT
SEMAPHORE
ARBITRATION
CE
R
OE
R
R/W
R
SEM
R
INT
R
[2]
M/S
Notes:
1. BUSY is an output in master mode and an input in slave mode.
2. Interrupt: push-pull output and requires no pull-up resistor.
Cypress Semiconductor Corporation
Document #: 38-06037 Rev. *B
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised September 6, 2005

CY7C139-15JCT相似产品对比

CY7C139-15JCT CY7C139-35JCT CY7C139-25JIT CY7C139-35JIT CY7C139-25JCT CY7C139-55JCT CY7C139-55JIT
描述 Dual-Port SRAM, 4KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 4KX9, 35ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 4KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 4KX9, 35ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 4KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 4KX9, 55ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 4KX9, 55ns, CMOS, PQCC68, PLASTIC, LCC-68
零件包装代码 LCC LCC LCC LCC LCC LCC LCC
包装说明 QCCJ, QCCJ, QCCJ, QCCJ, QCCJ, QCCJ, QCCJ,
针数 68 68 68 68 68 68 68
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
最长访问时间 15 ns 35 ns 25 ns 35 ns 25 ns 55 ns 55 ns
其他特性 SEMAPHORE SEMAPHORE SEMAPHORE SEMAPHORE SEMAPHORE SEMAPHORE SEMAPHORE
JESD-30 代码 S-PQCC-J68 S-PQCC-J68 S-PQCC-J68 S-PQCC-J68 S-PQCC-J68 S-PQCC-J68 S-PQCC-J68
长度 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm
内存密度 36864 bit 36864 bit 36864 bit 36864 bit 36864 bit 36864 bit 36864 bit
内存集成电路类型 DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM
内存宽度 9 9 9 9 9 9 9
功能数量 1 1 1 1 1 1 1
端口数量 2 2 2 2 2 2 2
端子数量 68 68 68 68 68 68 68
字数 4096 words 4096 words 4096 words 4096 words 4096 words 4096 words 4096 words
字数代码 4000 4000 4000 4000 4000 4000 4000
工作模式 ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
最高工作温度 70 °C 70 °C 85 °C 85 °C 70 °C 70 °C 85 °C
组织 4KX9 4KX9 4KX9 4KX9 4KX9 4KX9 4KX9
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
可输出 YES YES YES YES YES YES YES
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 QCCJ QCCJ QCCJ QCCJ QCCJ QCCJ QCCJ
封装形状 SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
封装形式 CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL
端子形式 J BEND J BEND J BEND J BEND J BEND J BEND J BEND
端子节距 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
端子位置 QUAD QUAD QUAD QUAD QUAD QUAD QUAD
宽度 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm
Base Number Matches 1 1 1 1 1 1 1
做过红外的请帮我,不知道windows是如何处理的.
我想做一个总线过滤驱动,拦截红外设备的读写操作,对其读写进行控制,我将其加入HKEY_LOCAL_MACHINE\SYSTEM\CurrentControlSet\Control\Class\{6BDD1FC5-810F-11D0-BEC7-08002BE2092F}的upfilter ......
caiguo_zhang 嵌入式系统
200ppi转以太网通过4Gwifi在医药设备移动平台(平板电脑、手机)
摘要 现场采用西门子S7-200PLC自带的MPI/PPI口,兴达易控PPI-ETH-XD1.0以太网通讯模块拓展出一个网口供上位通讯使用,通过4Gwifi 628700 组网图示 1.在每台PLC上安装一个西门子 ......
兴达易控 无线连接
msp430g2553延时函数的问题!!!
如果全部保持默认,以下的延时函数都正常,如果加上 BCSCTL1 = CALBC1_8MHZ; // Set range DCOCTL = CALDCO_8MHZ; // Set DCO step + modulation 这两句,那些延时函数就不对了。 在8M的时 ......
baokeyu 微控制器 MCU
请问一下 哪里有能够安装的protel dxp下载阿
请问一下 哪里有能够安装的protel dxp下载阿 谢谢...
njlianjian PCB设计
驱动启动有时蓝屏
文件系统过滤驱动 不是以sfilter为模板 几乎全是自己编的 或者是从网上找代码做的函数(列进程,查文件路径,只有两个功能) 安装为驱动服务后,未重启机器前,用net start开启这个服务、或 ......
qw12345 嵌入式系统
测控电路及装置
44632 44633...
wzt 测试/测量

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1747  1920  2284  330  2542  36  39  46  7  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved