PDTA115EMB
83B
PNP resistor-equipped transistor; R1 = 100 kΩ, R2 = 100 kΩ
Rev. 1 — 1 June 2012
Product data sheet
1. Product profile
1.1 General description
PNP Resistor-Equipped Transistor (RET) in a leadless ultra small DFN1006B-3
(SOT883B) Surface-Mounted Device (SMD) plastic package.
NPN complement: PDTC115EMB.
SO
T8
1.2 Features and benefits
20 mA output current capability
Reduces component count
Built-in bias resistors
Reduces pick and place costs
Simplifies circuit design
AEC-Q101 qualified
Leadless ultra small SMD plastic
package
Low package height of 0.37 mm
1.3 Applications
Low-current peripheral driver
Control of IC inputs
Replaces general-purpose transistors
in digital applications
Mobile applications
1.4 Quick reference data
Table 1.
Symbol
V
CEO
I
O
R1
R2/R1
Quick reference data
Parameter
collector-emitter
voltage
output current
bias resistor 1 (input)
bias resistor ratio
T
amb
= 25 °C
Conditions
open base
Min
-
-
70
0.8
Typ
-
-
100
1
Max
-50
-20
130
1.2
Unit
V
mA
kΩ
NXP Semiconductors
PDTA115EMB
PNP resistor-equipped transistor; R1 = 100 kΩ, R2 = 100 kΩ
2. Pinning information
Table 2.
Pin
1
2
3
I
G
O
Pinning information
Symbol Description
input (base)
GND (emitter)
output (collector)
1
3
2
Transparent
top view
1
R2
R1
Simplified outline
Graphic symbol
3
2
SOT883B (DFN1006B-3)
sym003
3. Ordering information
Table 3.
Ordering information
Package
Name
PDTA115EMB
DFN1006B-3
Description
Leadless ultra small plastic package; 3 solder lands;
body 1.0 x 0.6 x 0.37 mm
Version
SOT883B
Type number
4. Marking
Table 4.
Marking codes
Marking code
0010 0000
Type number
PDTA115EMB
PIN 1 INDICATION
READING DIRECTION
READING EXAMPLE:
0111
1011
MARKING CODE
(EXAMPLE)
READING DIRECTION
006aac673
Fig 1.
DFN1006B-3 (SOT883B) binary marking code description
PDTA115EMB
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 1 June 2012
2 of 11
NXP Semiconductors
PDTA115EMB
PNP resistor-equipped transistor; R1 = 100 kΩ, R2 = 100 kΩ
5. Limiting values
Table 5.
Symbol
V
CBO
V
CEO
V
EBO
V
I
I
O
I
CM
P
tot
T
j
T
amb
T
stg
[1]
Limiting values
Parameter
collector-base voltage
collector-emitter voltage
emitter-base voltage
input voltage
output current
peak collector current
total power dissipation
junction temperature
ambient temperature
storage temperature
pulsed; t
p
≤
1 ms
T
amb
≤
25 °C
[1]
In accordance with the Absolute Maximum Rating System (IEC 60134).
Conditions
open emitter
open base
open collector
positive
negative
Min
-
-
-
-
-
-
-
-
-
-65
-65
Max
-50
-50
-10
10
-40
-20
-100
250
150
150
150
Unit
V
V
V
V
V
mA
mA
mW
°C
°C
°C
Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.
300
P
tot
(mW)
200
006aad009
100
0
-75
-25
25
75
125
175
T
amb
(°C)
FR4 PCB, standard footprint
Fig 2.
Power derating curve for DFN1006B-3 (SOT883B)
6. Thermal characteristics
Table 6.
Symbol
R
th(j-a)
Thermal characteristics
Parameter
thermal resistance
from junction to
ambient
Conditions
in free air
[1]
Min
-
Typ
-
Max
500
Unit
K/W
[1]
Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
PDTA115EMB
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 1 June 2012
3 of 11
NXP Semiconductors
PDTA115EMB
PNP resistor-equipped transistor; R1 = 100 kΩ, R2 = 100 kΩ
10
3
duty cycle =
Z
th(j-a)
(K/W)
10
2
1
0.75
0.5
0.33
0.2
0.1
0.05
0.02
10
0.01
0
006aab603
1
10
−5
10
−4
10
−3
10
−2
10
−1
1
10
10
2
t
p
(s)
10
3
FR4 PCB, standard footprint
Fig 3.
Transient thermal impedance from junction to ambient as a function of pulse duration; typical values
7. Characteristics
Table 7.
Symbol
I
CBO
I
CEO
I
EBO
h
FE
V
CEsat
V
I(off)
V
I(on)
R1
R2/R1
C
C
f
T
Characteristics
Parameter
collector-base cut-off
current
Conditions
V
CB
= -50 V; I
E
= 0 A; T
amb
= 25 °C
Min
-
-
-
-
80
-
-
-3
70
0.8
V
CB
= -10 V; I
E
= 0 A; i
e
= 0 A;
f = 1 MHz; T
amb
= 25 °C
V
CE
= -5 V; I
C
= -10 mA; f = 100 MHz;
T
amb
= 25 °C
[1]
Typ
-
-
-
-
-
-
-1.2
-1.6
100
1
-
180
Max
-100
-1
-5
-50
-
-150
-0.5
-
130
1.2
3
-
Unit
nA
µA
µA
µA
collector-emitter cut-off V
CE
= -30 V; I
B
= 0 A; T
amb
= 25 °C
current
V
CE
= -30 V; I
B
= 0 A; T
j
= 150 °C
emitter-base cut-off
current
DC current gain
collector-emitter
saturation voltage
off-state input voltage
on-state input voltage
bias resistor 1 (input)
bias resistor ratio
collector capacitance
transition frequency
V
EB
= -5 V; I
C
= 0 A; T
amb
= 25 °C
V
CE
= -5 V; I
C
= -5 mA; T
amb
= 25 °C
I
C
= -5 mA; I
B
= -0.25 mA; T
amb
= 25 °C
V
CE
= -5 V; I
C
= -100 µA; T
amb
= 25 °C
V
CE
= -0.3 V; I
C
= -1 mA; T
amb
= 25 °C
T
amb
= 25 °C
mV
V
V
kΩ
pF
MHz
-
-
[1]
Characteristics of built-in transistor.
PDTA115EMB
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 1 June 2012
4 of 11
NXP Semiconductors
PDTA115EMB
PNP resistor-equipped transistor; R1 = 100 kΩ, R2 = 100 kΩ
10
3
006aad077
-10
-1
006aad078
h
FE
(1)
(2)
V
CEsat
(V)
(1)
(2)
(3)
10
2
(3)
10
-10
-1
-1
I
C
(mA)
-10
-10
-2
-10
-1
-1
I
C
(mA)
-10
V
CE
= -5 V
(1) T
amb
= 100 °C
(2) T
amb
= 25 °C
(3) T
amb
= -40 °C
Fig 4.
DC current gain as a function of collector
current; typical values
-10
006aad079
I
C
/I
B
= 20
(1) T
amb
= 100 °C
(2) T
amb
= 25 °C
(3) T
amb
= -40 °C
Fig 5.
Collector-emitter saturation voltage as a
function of collector current; typical values
-10
006aad080
V
I(on)
(V)
(1)
(2)
(3)
V
I(off)
(V)
(1)
(2)
(3)
-1
-1
-10
-1
-10
-1
-1
I
C
(mA)
-10
-10
-1
-10
-1
-1
I
C
(mA)
-10
V
CE
= -0.3 V
(1) T
amb
= -40 °C
(2) T
amb
= 25 °C
(3) T
amb
= 100 °C
Fig 6.
On-state input voltage as a function of collector
current; typical values
Fig 7.
V
CE
= -5 V
(1) T
amb
= -40 °C
(2) T
amb
= 25 °C
(3) T
amb
= 100 °C
Off-state input voltage as a function of collector
current; typical values
PDTA115EMB
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 1 June 2012
5 of 11
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
