电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962-9760701MXC

产品描述RISC Microprocessor, 32-Bit, 25MHz, CMOS, CPGA241, CERAMIC, PGA-241
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小999KB,共83页
制造商Atmel (Microchip)
下载文档 详细参数 全文预览

5962-9760701MXC概述

RISC Microprocessor, 32-Bit, 25MHz, CMOS, CPGA241, CERAMIC, PGA-241

5962-9760701MXC规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码PGA
包装说明PGA, PGA241M,18X18
针数241
Reach Compliance Codeunknown
ECCN代码3A001.A.2.C
地址总线宽度32
位大小32
边界扫描YES
最大时钟频率25 MHz
外部数据总线宽度32
格式FIXED POINT
集成缓存NO
JESD-30 代码S-CPGA-P241
JESD-609代码e4
长度47.245 mm
低功率模式YES
端子数量241
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码PGA
封装等效代码PGA241M,18X18
封装形状SQUARE
封装形式GRID ARRAY
电源5 V
认证状态Not Qualified
筛选级别MIL-STD-883
座面最大高度4.96 mm
速度25 MHz
最大供电电压5.25 V
最小供电电压4.75 V
标称供电电压5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层Gold (Au)
端子形式PIN/PEG
端子节距2.54 mm
端子位置PERPENDICULAR
宽度47.245 mm
uPs/uCs/外围集成电路类型MICROPROCESSOR, RISC
Base Number Matches1

文档预览

下载PDF文档
Features
CPU32+ Processor (4.5 MIPS at 25 MHz)
– 32-bit Version of the CPU32 Core (Fully Compatible with the CPU32)
– Background Debug Mode
– Byte-misaligned Addressing
Up to 32-bit Data Bus (Dynamic Bus Sizing for 8 and 16 Bits)
Up to 32 Address Lines (At Least 28 Always Available)
Complete Static Design (0 - 25 MHz Operation)
Slave Mode to Disable CPU32+ (Allows Use with External Processors)
– Multiple QUICCs Can Share One System Bus (One Master)
– TS68040 Companion Mode Allows QUICC to be a TS68040 Companion Chip and
Intelligent Peripheral (22 MIPS at 25 MHz)
– Peripheral Device of TSPC603e (see DC415/D note)
Four General-purpose Timers
– Superset of MC68302 Timers
– Four 16-bit Timers or Two 32-bit Timers
– Gate Mode Can Enable/Disable Counting
Two Independent DMAs (IDMAs)
System Integration Module (SIM60)
Communications Processor Module (CPM)
Four Baud Rate Generators
Four SCCs (Ethernet/IEEE 802.3 Optional on SCC1-Full 10 Mbps Support)
Two SMC
V
CC
= +5V ± 5%
f
max
= 25 MHz and 33 MHz
Military Temperature Range: -55°C < T
C
< +125°C
P
D
= 1.4W at 25 MHz; 5.25V
2W at 33 MHz; 5.25V
32-bit Quad
Integrated
Communication
Controller
TS68EN360
Description
The TS68EN360 QUad Integrated Communication Controller (QUICC
) is a versatile
one-chip integrated microprocessor and peripheral combination that can be used in a
variety of controller applications. It particularly excels in communications activities.
The QUICC (pronounced “quick”) can be described as a next-generation TS68302
with higher performance in all areas of device operation, increased flexibility, major
extensions in capability, and higher integration. The term “quad” comes from the fact
that there are four serial communications controllers (SCCs) on the device; however,
there are actually seven serial channels: four SCCs, two serial management control-
lers (SMCs), and one serial peripheral interface (SPI).
Screening/Quality
This product is manufactured in full compliance with:
QML (class Q)
or according to Atmel standards
2113B–HIREL–06/05

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1931  1437  1043  1797  10  13  45  51  9  27 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved