电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT54FCT166244ATPV

产品描述FCT SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, CDFP48
产品类别半导体    逻辑   
文件大小93KB,共9页
制造商IDT(艾迪悌)
官网地址http://www.idt.com/
下载文档 详细参数 全文预览

IDT54FCT166244ATPV概述

FCT SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, CDFP48

FCT 系列, 四 4位 驱动, 实输出, CDFP48

IDT54FCT166244ATPV规格参数

参数名称属性值
功能数量4
端子数量48
最大工作温度125 Cel
最小工作温度-55 Cel
最大供电/工作电压5.5 V
最小供电/工作电压4.5 V
额定供电电压5 V
端口数2
加工封装描述CERPACK-48
状态ACTIVE
工艺CMOS
包装形状RECTANGULAR
包装尺寸FLATPACK
表面贴装Yes
端子形式FLAT
端子间距0.6350 mm
端子涂层TIN LEAD
端子位置DUAL
包装材料CERAMIC, GLASS-SEALED
温度等级MILITARY
系列FCT
输出特性3-ST WITH S-RES
逻辑IC类型DRIVER
位数4
输出极性TRUE
传播延迟TPD5.1 ns

文档预览

下载PDF文档
FAST CMOS 16-BIT
BUFFER/LINE DRIVER
Integrated Device Technology, Inc.
IDT54/74FCT16244T/AT/CT/ET
IDT54/74FCT162244T/AT/CT/ET
IDT54/74FCT166244T/AT/CT
IDT54/74FCT162H244T/AT/CT/ET
FEATURES:
• Common features:
– 0.5 MICRON CMOS Technology
– High-speed, low-power CMOS replacement for
ABT functions
Typical t
SK
(o) (Output Skew) < 250ps
– Low input and output leakage
1µA (max.)
– ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– Packages include 25 mil pitch SSOP, 19.6 mil pitch
TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
– Extended commercial range of -40°C to +85°C
• Features for FCT16244T/AT/CT/ET:
– High drive outputs (-32mA I
OH
, 64mA I
OL
)
– Power off disable outputs permit “live insertion”
– Typical V
OLP
(Output Ground Bounce) < 1.0V at
V
CC
= 5V, T
A
= 25°C
• Features for FCT162244T/AT/CT/ET:
– Balanced Output Drivers:
±24mA
(commercial),
±16mA
(military)
– Reduced system switching noise
– Typical V
OLP
(Output Ground Bounce) < 0.6V at
V
CC
= 5V,T
A
= 25°C
• Features for FCT166244T/AT/CT:
– Light Drive Balanced Output:
±8mA
(commercial),
±6mA
(military)
– Minimal system switching noise
– Typical V
OLP
(Output Ground Bounce) < 0.25V at
V
CC
= 5V,T
A
= 25°C
• Features for FCT162H244T/AT/CT/ET:
– Bus-Hold retains last active bus state during 3-state
– Eliminates the need for external pull up resistors
DESCRIPTION:
The 16-Bit Buffer/Line Driver is for bus interface or signal buffering
applications requiring high speed and low power dissipation. These
devices have a flow through pin organization, and shrink packaging
to simplify board layout. All inputs are designed with hysteresis for
improved noise margin. The three-state controls allow independent
4-bit, 8-bit or combined 16-bit operation. These parts are plug in
replacements for 54/74ABT16244 where higher speed, lower noise
or lower power dissipation levels are desired.
The FCT16244T/AT/CT/ET are ideally suited for driving
high capacitance loads (>200pF) and low impedance
backplanes. These "high drive" buffers are designed with
power off disable capability to allow "live insertion" of boards
when used in a backplane interface.
The FCT162244T/AT/CT/ET have balanced output current
levels and current limiting resistors. These offer low ground
bounce, minimal undershoot, and controlled output fall times,
reducing the need for external series terminating resistors
while still providing very high speed operation for loads of less
than 200pF.
The FCT166244T/AT/CT are suited for very low noise,
point-to-point driving where there is a single receiver, or a very
light lumped load (<100pF). The buffers are designed to limit
the output current to levels which will avoid noise and ringing
on the signal lines without using external series terminating
resistors.
The FCT162H244T/AT/CT/ET have "Bus-Hold" which re-
tains the input's last state whenever the input goes to high
impedance. This prevents "floating" inputs and eliminates the
need for pull-up/down resistors.
FUNCTIONAL BLOCK DIAGRAM
1
OE
1
A
1
1
A
2
1
A
3
1
A
4
1
Y
1
1
Y
2
1
Y
3
1
Y
4
3
OE
3
A
1
3
A
2
3
Y
1
3
Y
2
3
A
3
3
A
4
4
OE
3
Y
3
3
Y
4
2
OE
2
A
1
2
A
2
2
A
3
2
A
4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2
Y
1
2
Y
2
2
Y
3
2
Y
4
2544 drw 01
4
A
1
4
A
2
4
A
3
4
A
4
4
Y
1
4
Y
2
4
Y
3
4
Y
4
2544 drw 02
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996
Integrated Device Technology, Inc.
OCTOBER 1996
DSC-2544/9
5.2
15
以太网数据包长度超过1500字节,需要人工分包吗
以太网数据包长度超过1500字节,需要人工分包吗?还是会自动分包。比如一次UDP打包的数据长度是2000字节的话,能直接发送吗?还是需要代码分包2次发送? 34837234913483723491以太网数据包长 ......
stm32f103vct6 嵌入式系统
晒WEBENCH设计的过程+6串1并LED电源设计
打开WEBENCH,选择LED电源设计,进入LED电源设计界面。 168463 在其中选择使用的LED,并输入设计参数,我这里是12-24V输入,选择6串1并。然后点击下一步。 168464 得到系统推荐的设计方案, ......
闲云潭影 模拟与混合信号
【HC32F460开发板测评】06.模拟I2C实现OLED显示
HC32F460开发板搭载了一块0.91寸的OLED液晶显示屏,分辨率达到了128*32像素;OLED的通讯接口为I2C,SCL和SDA分别连接在了PD0和PD1这两个端口引脚上;本篇主要是通过模拟I2C的操作方式来实现对OL ......
xld0932 国产芯片交流
AT91SAM9261多用途Boot源程序分享
14625AT91SAM9261多用途Boot源程序分享 英贝德科技在开发SBC9261时设计了一款多用途的BOOT程序代码,这里与大家一起分享。这款BOOT程序的优势在于支持 ADS、EBOOT(WinCE引导)、UBOOT(Linux ......
szarm9工控 嵌入式系统
请教一下,xinlinx的ISE怎么把比特流和软件核代码打包成一个文件
我看网上的教程,一搬是怎么通过在线的方式把程序烧到FPGA的FLASH里,我想通过工具把自己设计的东西生成一个能烧到FLASH里的文件请问有什么办法吗? ...
littleshrimp FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2460  2258  811  161  876  52  26  1  24  29 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved