电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT54FCT162841BTPVB

产品描述FAST CMOS 20-BIT TRANSPARENT LATCHES
文件大小88KB,共9页
制造商IDT(艾迪悌)
官网地址http://www.idt.com/
下载文档 全文预览

IDT54FCT162841BTPVB概述

FAST CMOS 20-BIT TRANSPARENT LATCHES

文档预览

下载PDF文档
FAST CMOS 20-BIT
TRANSPARENT
LATCHES
Integrated Device Technology, Inc.
IDT54/74FCT16841AT/BT/CT/ET
IDT54/74FCT162841AT/BT/CT/ET
FEATURES:
• Common features:
– 0.5 MICRON CMOS Technology
– High-speed, low-power CMOS replacement for
ABT functions
Typical t
SK
(o) (Output Skew) < 250ps
– Low input and output leakage
≤1µA
(max.)
– ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– Packages include 25 mil pitch SSOP, 19.6 mil pitch
TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
– Extended commercial range of -40°C to +85°C
– V
CC
= 5V
±10%
• Features for FCT16841AT/BT/CT/ET:
– High drive outputs (-32mA I
OH
, 64mA I
OL
)
– Power off disable outputs permit “live insertion”
– Typical V
OLP
(Output Ground Bounce) < 1.0V at
V
CC
= 5V, T
A
= 25°C
• Features for FCT162841AT/BT/CT/ET:
– Balanced Output Drivers:
±24mA
(commercial),
±16mA
(military)
– Reduced system switching noise
– Typical V
OLP
(Output Ground Bounce) < 0.6V at
V
CC
= 5V,T
A
= 25°C
DESCRIPTION:
The FCT16841AT/BT/CT/ET and FCT162841AT/BT/CT/
ET 20-bit transparent D-type latches are built using advanced
dual metal CMOS technology. These high-speed, low-power
latches are ideal for temporary storage of data. They can be
used for implementing memory address latches, I/O ports,
and bus drivers. The Output Enable and Latch Enable controls
are organized to operate each device as two 10-bit latches or
one 20-bit latch. Flow-through organization of signal pins
simplifies layout. All inputs are designed with hysteresis for
improved noise margin.
The FCT16841AT/BT/CT/ET are ideally suited for driving
high-capacitance loads and low-impedance backplanes. The
output buffers are designed with power off disable capability
to allow "live insertion" of boards when used as backplane
drivers.
The FCT162841AT/BT/CT/ET have balanced output drive
with current limiting resistors. This offers low ground bounce,
minimal undershoot, and controlled output fall times–reducing
the need for external series terminating resistors. The
FCT162841AT/BT/CT/ET are plug-in replacements for the
FCT16841AT/BT/CT/ET and ABT16841 for on-board inter-
face applications.
FUNCTIONAL BLOCK DIAGRAM
1
OE
2
OE
1
LE
1
D
1
2
LE
D
1
Q
1
2
D
1
D
2
Q
1
C
C
TO 9 OTHER CHANNELS
2556 drw 01
TO 9 OTHER CHANNELS
2556 drw 02
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996
Integrated Device Technology, Inc.
JULY 1996
DSC-2556/7
5.18
1
用stm32f411单片机如何给音频采样芯片配置寄存器
本人是开发fpga的,但是在用FPGA配置音频采样芯片tlv32时,要用stm32f411来利用i2c总线协议配置采样芯片,不知道如何去配置,是首先发送16位数据,高七位是从器件地址,也就是音频采样芯片的地 ......
whllieying stm32/stm8
无线摄像头的构成
关键字:无线摄像头 由视频电路和音频电路两大部分组成。视频部分主要由光学系统、摄像器件、预放器、同步扫描系统、控制系统和彩色无线摄像头中特有的彩色编码器几部分组成。音频部分 ......
gzycxfj 工业自动化与控制
请教AVRMega128访问DS3231SN数据不正确原因
最近搞个板子,使用Mega128访问DS3231SN,可是数据读取始终为0,不知何故,请大家帮忙看一下代码,看看哪有问题,谢谢。 上拉电阻为10K。 #ifndef_ds3231_h#define_ds3231_h //========= ......
doleph Microchip MCU
FPGA精华学习资源推荐(十二)--CPLD/FPGA常用模块与综合系统设计实例精讲
FPGA精华学习资源推荐(十二)--CPLD/FPGA常用模块与综合系统设计实例精讲 FPGA从诞生以来经历了从配角到主角的转变,FPGA主要用于取代复杂的逻辑电 路,现在重点强调平台概念,当集成数 ......
tiankai001 下载中心专版
求助:冠林梯口机AT89S52的源程序
谁知道冠林梯口机AT89S52的源程序啊,急用...
sw0052 Microchip MCU
跳线帽怎么应用到电路中
现在有一路串口(1)想通过外部跳线帽选择和(2)或(3)哪部分连接,电路上我应该怎么去设计这部分,用3P的针就可以么???? ...
xxhhzz PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 840  2284  2322  1227  556  57  51  6  25  43 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved